Go to file
Abraham Gonzalez 95793babf4
Merge pull request #219 from ucb-bar/enable-j-make
Make parallel support
2019-09-02 16:19:50 -07:00
.circleci use variable to control make parallelism in ci 2019-08-30 23:18:17 -07:00
docs Merge pull request #215 from ucb-bar/dev-tracegen 2019-08-31 05:21:51 +08:00
generators get rid of redundant regression test lists 2019-09-02 09:22:10 -07:00
project add firrtl dependency to build.sbt | point to different firrtl jar | a bunch of sbt plugins 2019-04-17 23:11:14 -07:00
scripts scripts: Scale number of make jobs by hardware thread count 2019-09-01 00:03:08 -07:00
sims reallow you to do -j for make | parallel ci runs 2019-08-30 23:14:33 -07:00
tests Bring up FireSim tests 2019-05-28 22:51:39 +00:00
toolchains bump sha3 and tools for xs setup 2019-08-26 10:43:43 -07:00
tools Merge pull request #186 from ucb-bar/dsptools 2019-08-11 14:45:09 -07:00
vlsi Switch to auto-generated hammer makefile fragment (#181) 2019-07-26 16:34:49 -07:00
.ctags makefile changes/split | add scripts 2019-04-15 10:17:41 -07:00
.ctagsignore makefile changes/split | add scripts 2019-03-12 14:39:15 -07:00
.gitignore Ignore hammer log files (#200) 2019-08-15 08:46:37 -07:00
.gitmodules Fix sha3 build-system dependency 2019-09-01 07:11:52 -07:00
.readthedocs.yml readthedocs fix 2019-05-14 22:16:29 -07:00
LICENSE fixup licensing and attribution 2017-06-23 13:12:57 -07:00
README.md Update README.md with proper CI/readthedocs links 2019-07-16 15:03:28 -07:00
build.sbt Merge remote-tracking branch 'origin/dev' into dev-sha3 2019-09-01 07:26:44 -07:00
common.mk Merge pull request #219 from ucb-bar/enable-j-make 2019-09-02 16:19:50 -07:00
variables.mk Merge pull request #215 from ucb-bar/dev-tracegen 2019-08-31 05:21:51 +08:00

README.md

Chipyard Framework CircleCI

Using Chipyard

To get started using Chipyard, see the documentation on the Chipyard documentation site: https://chipyard.readthedocs.io/en/latest/

What is Chipyard

Chipyard is an open source starter template for your custom Chisel project. It will allow you to leverage the Chisel HDL, Rocket Chip SoC generator, and other Berkeley projects to produce a RISC-V SoC with everything from MMIO-mapped peripherals to custom accelerators. It contains processor cores (Rocket, BOOM), accelerators (Hwacha), FPGA simulation tools (FireSim), ASIC tools (HAMMER) and other tooling to help create a full featured SoC. Chipyard is actively developed in the Berkeley Architecture Research Group in the Electrical Engineering and Computer Sciences Department at the University of California, Berkeley.

Resources