mirroring
/
logisim
mirror of https://github.com/lawrancej/logisim.git
1
0
Fork 0
Code Issues Releases Wiki Activity

Repairing items noted in Ilia's 27 Feb 2011 e-mail. 

git-svn-id: https://circuit.svn.sourceforge.net/svnroot/circuit/trunk@194 70edf91d-0b9e-4248-82e7-2488d7716404
This commit is contained in:
Carl Burch 2011-02-17 18:33:22 +00:00
parent 48edc60236
commit 0d6949d9b5
3 changed files with 11 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
doc/en/html/libs/gates/basic.html
View File

@ -152,9 +152,11 @@ side.</dd>
<dd>Indicates how false and true results should be translated into output values.
By default, false is indicated by a low voltage (0) and true by a high voltage (1),
but one or the other can be replaced by a high-impedance (<q>floating</q>) value
instead. This allows wired-or and wired-and connections, as illustrated below;
at left, the wired-or is built using floating/1 output values on the gates and a pull-to-0 resistor,
at right, the wired-and is built using 0/floating output values on the gates and a pull-to-1 resistor.
instead. This allows wired-or and wired-and connections, as illustrated below:
At left, the buffers' Output Value attribute is floating/1 and the resistor pulls to 0,
giving wired-or behavior;
at right, the buffers' Output Value attribute is 0/floating and the resistor pulls to 1,
giving wired-and behavior.
<center><img src="../../../img-libs/wand-wor.png"></center></dd>

BIN
doc/en/img-libs/wand-wor.png
View File

Binary file not shown.
Side by Side Swipe Overlay

Before

Width:  |  Height:  |  Size: 1.3 KiB

After

Width:  |  Height:  |  Size: 824 B

13
notes/2.6.3/announce-2.6.3.txt
View File

@ -10,6 +10,10 @@ Feature: Added an enable input to the multiplexer, demultiplexer, and decoder, a
Feature: During a rectangular selection, the rectangle is drawn with a light blue, and components that will be affected are indicated with a slate-blue outline.
Feature: The gates in the Gates library (except Controlled Buffer and Controlled Inverter) have a new Output Value attribute so that a gate can output a floating value when the result is true or when the result is false. This is useful for building a wired-or and wired-and connections.
Feature: The attribute table contains a header line describing which attributes are being edited.
Feature: Added a "Close" item to the Window menu, which closes the current window. The "Close" item in the File menu continues to close the current project; its shortcut is now Control-Shift-W.
Bug fix: When simulation is disabled, selecting Tick Once will still cause a tick once the simulation is stepped.
@ -18,15 +22,10 @@ Bug fix: Changing the label for a Tunnel would not immediately affect the values
Bug fix: In the Karnaugh maps drawn by the Combinational Analysis module, each implicant was indicated by a red rectangle, but they were meant to use varied colors.
Design change: For the Memory library's Random component, a reset when the seed is 0 computes a new initial seed based on the current time. (It previously reset to the initial seed for the current simulation.)
Feature: The gates in the Gates library (except Controlled Buffer and Controlled Inverter) have a new Output Value attribute so that a gate can output a floating value when the result is true or when the result is false. This is useful for building a wired-or and wired-and connections.
Feature: The attribute table contains a header line describing which attributes are being edited.
Bug fix: Pull resistors did not respect "printer view," which is meant to be black and white.
Design change: For the Memory library's Random component, a reset when the seed is 0 computes a new initial seed based on the current time. (It previously reset to the initial seed for the current simulation.)
Design change: Deleted the "Legacy" library for supporting versions 1.x of Logisim.
Design change: All components except Constant now use the included GIF icons rather than Java code.