.. |
AsmParser
|
AMDGPU/SI: Correctly emit agent global segment variables when targeting HSA
|
2015-12-02 19:47:57 +00:00 |
InstPrinter
|
AMDGPU: Fix parsing of 32-bit literals with sign bit set
|
2015-10-23 18:07:58 +00:00 |
MCTargetDesc
|
AMDGPU/SI: Correctly emit agent global segment variables when targeting HSA
|
2015-12-02 19:47:57 +00:00 |
TargetInfo
|
…
|
|
Utils
|
AMDGPU/SI: Correctly emit agent global segment variables when targeting HSA
|
2015-12-02 19:47:57 +00:00 |
AMDGPU.h
|
AMDGPU: Remove SIPrepareScratchRegs
|
2015-11-30 21:15:53 +00:00 |
AMDGPU.td
|
AMDPGU/SI: Use AssertZext node to mask high bit for scratch offsets
|
2015-07-16 19:40:07 +00:00 |
AMDGPUAlwaysInlinePass.cpp
|
AMDGPU: Minor cleanups to always inline pass
|
2015-07-13 19:08:36 +00:00 |
AMDGPUAnnotateKernelFeatures.cpp
|
AMDGPU: Add llvm.amdgcn.dispatch.ptr intrinsic
|
2015-11-26 00:43:29 +00:00 |
AMDGPUAsmPrinter.cpp
|
AMDGPU/SI: Correctly emit agent global segment variables when targeting HSA
|
2015-12-02 19:47:57 +00:00 |
AMDGPUAsmPrinter.h
|
AMDGPU/SI: Don't emit group segment global variables
|
2015-12-02 17:00:42 +00:00 |
AMDGPUCallingConv.td
|
…
|
|
AMDGPUDiagnosticInfoUnsupported.cpp
|
AMDGPU: Split DiagnosticInfoUnsupported into its own file
|
2015-10-21 22:37:46 +00:00 |
AMDGPUDiagnosticInfoUnsupported.h
|
AMDGPU: Split DiagnosticInfoUnsupported into its own file
|
2015-10-21 22:37:46 +00:00 |
AMDGPUFrameLowering.cpp
|
Remove redundant TargetFrameLowering::getFrameIndexOffset virtual
|
2015-08-15 02:32:35 +00:00 |
AMDGPUFrameLowering.h
|
AMDGPU: Create emergency stack slots during frame lowering
|
2015-11-06 18:17:45 +00:00 |
AMDGPUHSATargetObjectFile.cpp
|
AMDGPU/SI: Correctly emit agent global segment variables when targeting HSA
|
2015-12-02 19:47:57 +00:00 |
AMDGPUHSATargetObjectFile.h
|
AMDGPU/SI: Correctly emit agent global segment variables when targeting HSA
|
2015-12-02 19:47:57 +00:00 |
AMDGPUISelDAGToDAG.cpp
|
AMDGPU: Error on addrspacecasts that aren't actually implemented
|
2015-12-01 23:04:05 +00:00 |
AMDGPUISelLowering.cpp
|
Expose isXxxConstant() functions from SelectionDAGNodes.h (NFC)
|
2015-11-25 19:41:11 +00:00 |
AMDGPUISelLowering.h
|
DAGCombiner: Combine extract_vector_elt from build_vector
|
2015-10-12 23:59:50 +00:00 |
AMDGPUInstrInfo.cpp
|
Make a bunch of static arrays const.
|
2015-10-18 05:15:34 +00:00 |
AMDGPUInstrInfo.h
|
AMDGPU: Make getNamedOperandIdx declaration readonly
|
2015-09-25 18:09:15 +00:00 |
AMDGPUInstrInfo.td
|
…
|
|
AMDGPUInstructions.td
|
…
|
|
AMDGPUIntrinsicInfo.cpp
|
…
|
|
AMDGPUIntrinsicInfo.h
|
…
|
|
AMDGPUIntrinsics.td
|
…
|
|
AMDGPUMCInstLower.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
AMDGPUMCInstLower.h
|
…
|
|
AMDGPUMachineFunction.cpp
|
AMDGPU: Fix msan test failure
|
2015-12-02 18:35:23 +00:00 |
AMDGPUMachineFunction.h
|
AMDGPU/SI: Emit HSA kernels with symbol type STT_AMDGPU_HSA_KERNEL
|
2015-11-06 11:45:14 +00:00 |
AMDGPUOpenCLImageTypeLoweringPass.cpp
|
AMDGPU/SI: Remove assert from AMDGPUOpenCLImageTypeLowering pass
|
2015-10-01 21:16:05 +00:00 |
AMDGPUPromoteAlloca.cpp
|
Revert "Change memcpy/memset/memmove to have dest and source alignments."
|
2015-11-19 05:56:52 +00:00 |
AMDGPURegisterInfo.cpp
|
…
|
|
AMDGPURegisterInfo.h
|
AMDGPU: Remove dead code
|
2015-09-19 06:41:10 +00:00 |
AMDGPURegisterInfo.td
|
AMDGPU: Set SubRegIndex size and offset
|
2015-07-30 17:03:11 +00:00 |
AMDGPUSubtarget.cpp
|
AMDGPU: Cleanup includes
|
2015-11-06 18:23:00 +00:00 |
AMDGPUSubtarget.h
|
AMDGPU: Error if too many user SGPRs used
|
2015-11-30 21:16:07 +00:00 |
AMDGPUTargetMachine.cpp
|
AMDGPU: Remove SIPrepareScratchRegs
|
2015-11-30 21:15:53 +00:00 |
AMDGPUTargetMachine.h
|
AMDGPU/SI: Use .hsatext section instead of .text for HSA
|
2015-09-25 21:41:28 +00:00 |
AMDGPUTargetTransformInfo.cpp
|
AMDGPU: Report extractelement as free in cost model
|
2015-12-01 19:08:39 +00:00 |
AMDGPUTargetTransformInfo.h
|
AMDGPU: Report extractelement as free in cost model
|
2015-12-01 19:08:39 +00:00 |
AMDILCFGStructurizer.cpp
|
Replace all weight-based interfaces in MBB with probability-based interfaces, and update all uses of old interfaces.
|
2015-12-01 05:29:22 +00:00 |
AMDKernelCodeT.h
|
AMDGPU/SI: Update amd_kernel_code_t definition and add assembler support
|
2015-06-26 21:58:31 +00:00 |
CIInstructions.td
|
AMDGPU: Add s_dcache_* instructions
|
2015-09-24 19:52:27 +00:00 |
CMakeLists.txt
|
AMDGPU: Remove SIPrepareScratchRegs
|
2015-11-30 21:15:53 +00:00 |
CaymanInstructions.td
|
AMDGPU: Add MEM_RAT STORE_TYPED.
|
2015-10-01 17:51:34 +00:00 |
EvergreenInstructions.td
|
AMDGPU: Add MEM_RAT STORE_TYPED.
|
2015-10-01 17:51:34 +00:00 |
LLVMBuild.txt
|
AMDGPU/SI: Add hsa code object directives
|
2015-06-26 21:15:07 +00:00 |
Makefile
|
AMDGPU/SI: Add hsa code object directives
|
2015-06-26 21:15:07 +00:00 |
Processors.td
|
AMDGPU: Add stony support
|
2015-11-13 17:06:32 +00:00 |
R600ClauseMergePass.cpp
|
…
|
|
R600ControlFlowFinalizer.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
R600Defines.h
|
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
|
2015-06-23 09:49:53 +00:00 |
R600EmitClauseMarkers.cpp
|
…
|
|
R600ExpandSpecialInstrs.cpp
|
…
|
|
R600ISelLowering.cpp
|
AMDGPU: Add MEM_RAT STORE_TYPED.
|
2015-10-01 17:51:34 +00:00 |
R600ISelLowering.h
|
Make TargetLowering::getPointerTy() taking DataLayout as an argument
|
2015-07-09 02:09:04 +00:00 |
R600InstrFormats.td
|
…
|
|
R600InstrInfo.cpp
|
Pass BranchProbability/BlockMass by value instead of const& as they are small. NFC.
|
2015-09-10 23:10:42 +00:00 |
R600InstrInfo.h
|
Pass BranchProbability/BlockMass by value instead of const& as they are small. NFC.
|
2015-09-10 23:10:42 +00:00 |
R600Instructions.td
|
Fix typos.
|
2015-09-12 01:17:08 +00:00 |
R600Intrinsics.td
|
…
|
|
R600MachineFunctionInfo.cpp
|
…
|
|
R600MachineFunctionInfo.h
|
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
|
2015-06-23 09:49:53 +00:00 |
R600MachineScheduler.cpp
|
…
|
|
R600MachineScheduler.h
|
…
|
|
R600OptimizeVectorRegisters.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
R600Packetizer.cpp
|
ScheduleDAGInstrs: Remove IsPostRA flag; NFC
|
2015-11-03 01:53:29 +00:00 |
R600RegisterInfo.cpp
|
…
|
|
R600RegisterInfo.h
|
AMDGPU: Remove dead code
|
2015-09-19 06:41:10 +00:00 |
R600RegisterInfo.td
|
…
|
|
R600Schedule.td
|
…
|
|
R600TextureIntrinsicsReplacer.cpp
|
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
|
2015-06-23 09:49:53 +00:00 |
R700Instructions.td
|
…
|
|
SIAnnotateControlFlow.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
SIDefines.h
|
AMDGPU/SI: Add 64-bit versions of v_nop and v_clrexcp
|
2015-10-06 15:57:53 +00:00 |
SIFixControlFlowLiveIntervals.cpp
|
AMDGPU: Remove unused includes
|
2015-09-25 00:28:43 +00:00 |
SIFixSGPRCopies.cpp
|
AMDGPU: Initialize SIFixSGPRCopies so -print-after works
|
2015-11-03 22:30:13 +00:00 |
SIFixSGPRLiveRanges.cpp
|
AMDGPU: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:07:10 +00:00 |
SIFoldOperands.cpp
|
AMDGPU: Fix verifier error in SIFoldOperands
|
2015-10-21 22:37:50 +00:00 |
SIFrameLowering.cpp
|
AMDGPU: Rework how private buffer passed for HSA
|
2015-11-30 21:16:03 +00:00 |
SIFrameLowering.h
|
AMDGPU: Remove SIPrepareScratchRegs
|
2015-11-30 21:15:53 +00:00 |
SIISelLowering.cpp
|
AMDGPU: Implement isNoopAddrSpaceCast
|
2015-12-01 23:04:00 +00:00 |
SIISelLowering.h
|
AMDGPU: Implement isNoopAddrSpaceCast
|
2015-12-01 23:04:00 +00:00 |
SIInsertWaits.cpp
|
AMDGPU: Add MachineInstr overloads for instruction format tests
|
2015-10-20 04:35:43 +00:00 |
SIInstrFormats.td
|
AMDGPU/SI: Add 64-bit versions of v_nop and v_clrexcp
|
2015-10-06 15:57:53 +00:00 |
SIInstrInfo.cpp
|
AMDGPU: Optimize VOP2 operand legalization
|
2015-12-01 19:57:17 +00:00 |
SIInstrInfo.h
|
AMDGPU: Optimize VOP2 operand legalization
|
2015-12-01 19:57:17 +00:00 |
SIInstrInfo.td
|
AMDGPU/SI: Refactor VOP[12C] tablegen definitions
|
2015-11-06 20:56:18 +00:00 |
SIInstructions.td
|
AMDGPU/SI: Remove REGISTER_STORE/REGISTER_LOAD code which is now dead
|
2015-12-01 17:45:22 +00:00 |
SIIntrinsics.td
|
…
|
|
SILoadStoreOptimizer.cpp
|
AMDGPU/SI: Fix read2 merging into a super register.
|
2015-07-14 17:57:36 +00:00 |
SILowerControlFlow.cpp
|
AMDGPU: Fix adding redundant m0 uses
|
2015-10-21 22:37:51 +00:00 |
SILowerI1Copies.cpp
|
AMDGPU: Fix recomputing dominator tree unnecessarily
|
2015-09-25 17:21:28 +00:00 |
SIMachineFunctionInfo.cpp
|
AMDGPU: Rework how private buffer passed for HSA
|
2015-11-30 21:16:03 +00:00 |
SIMachineFunctionInfo.h
|
AMDGPU: Rework how private buffer passed for HSA
|
2015-11-30 21:16:03 +00:00 |
SIRegisterInfo.cpp
|
Squelch unused variable warning in SIRegisterInfo.cpp.
|
2015-12-01 02:14:33 +00:00 |
SIRegisterInfo.h
|
AMDGPU: Optimize VOP2 operand legalization
|
2015-12-01 19:57:17 +00:00 |
SIRegisterInfo.td
|
AMDGPU: Make v2i64/v2f64 legal types.
|
2015-11-25 19:58:34 +00:00 |
SISchedule.td
|
AMDGPU: Improve accuracy of instruction rates for VOPC
|
2015-09-25 16:58:25 +00:00 |
SIShrinkInstructions.cpp
|
AMDGPU: Add MachineInstr overloads for instruction format tests
|
2015-10-20 04:35:43 +00:00 |
SITypeRewriter.cpp
|
…
|
|
VIInstrFormats.td
|
…
|
|
VIInstructions.td
|
AMDGPU: Fix typo
|
2015-11-05 01:03:08 +00:00 |