llvm-project/llvm/test/MC/Hexagon/PacketRules
..
endloop_branches.s
registers_readonly.s
restrict_ax.s
restrict_slot1_aok.s
solo.s