.. |
AArch64
|
[AArch64] Fold more spilled/refilled COPYs.
|
2016-12-01 23:43:55 +00:00 |
AMDGPU
|
AMDGPU: Use wider scalar spills for SGPR spilling
|
2016-12-02 00:54:45 +00:00 |
ARM
|
When instructions are hoisted out of loops by MachineLICM, remove their debug loc.
|
2016-12-02 00:37:57 +00:00 |
AVR
|
Un-XFAIL an AVR CodeGen test
|
2016-11-26 01:07:32 +00:00 |
BPF
|
[bpf] attempt to fix big-endian bots
|
2016-11-21 07:26:23 +00:00 |
Generic
|
Add -O0 support for @llvm.invariant.group.barrier by discarding it if it gets to ISel.
|
2016-11-07 16:47:20 +00:00 |
Hexagon
|
[Hexagon] Remove unsafe load instructions that affect Stack Slot Coloring
|
2016-11-14 17:11:00 +00:00 |
Inputs
|
…
|
|
Lanai
|
[lanai] Manually match 0/-1 with R0/R1.
|
2016-11-29 23:01:09 +00:00 |
MIR
|
AMDGPU: Move mir tests into mir test directory
|
2016-11-30 18:50:26 +00:00 |
MSP430
|
Fix PR27500: on MSP430 the branch destination offset is measured in words, not bytes.
|
2016-11-08 17:19:59 +00:00 |
Mips
|
Revert "[DAG] Improve loads-from-store forwarding to handle TokenFactor"
|
2016-11-28 14:30:29 +00:00 |
NVPTX
|
[NVPTX] Remove NVPTXFavorNonGenericAddrSpaces pass.
|
2016-10-31 21:51:42 +00:00 |
PowerPC
|
Revert https://reviews.llvm.org/rL287679
|
2016-11-29 23:00:33 +00:00 |
SPARC
|
ScheduleDAGInstrs: Add condjump deps to addSchedBarrierDeps()
|
2016-11-11 01:34:21 +00:00 |
SystemZ
|
[SystemZ] Support load-and-trap instructions
|
2016-11-28 13:59:22 +00:00 |
Thumb
|
Revert "[Thumb] Teach ISel how to lower compares of AND bitmasks efficiently"
|
2016-11-03 14:08:01 +00:00 |
Thumb2
|
Revert "[Thumb] Teach ISel how to lower compares of AND bitmasks efficiently"
|
2016-11-03 14:08:01 +00:00 |
WebAssembly
|
[WebAssembly] Emit .import_global assembler directives
|
2016-12-01 00:11:15 +00:00 |
WinEH
|
…
|
|
X86
|
[AVX-512] Add masked VINSERTF/VINSERTI instructions to load folding tables.
|
2016-12-02 06:24:38 +00:00 |
XCore
|
MCStreamer: Use "cfi" for CFI related temp labels.
|
2016-11-30 23:48:26 +00:00 |