forked from OSchip/llvm-project
275 lines
9.7 KiB
LLVM
275 lines
9.7 KiB
LLVM
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -mcpu=pwr8 < %s | FileCheck %s -check-prefix=CHECK-LE
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr8 < %s | FileCheck %s -check-prefix=CHECK-BE
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr8 -mattr=-vsx < %s | FileCheck %s -check-prefix=CHECK-NOVSX
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -mcpu=pwr8 -mattr=-vsx < %s | FileCheck %s -check-prefix=CHECK-NOVSX
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr8 -mattr=-vsx < %s | FileCheck %s -check-prefix=CHECK-BE-NOVSX
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -mcpu=pwr8 -mattr=-vsx < %s | FileCheck %s -check-prefix=CHECK-LE-NOVSX
|
|
|
|
@x = common global <1 x i128> zeroinitializer, align 16
|
|
@y = common global <1 x i128> zeroinitializer, align 16
|
|
@a = common global i128 zeroinitializer, align 16
|
|
@b = common global i128 zeroinitializer, align 16
|
|
|
|
; VSX:
|
|
; %a is passed in register 34
|
|
; The value of 1 is stored in the TOC.
|
|
; On LE, ensure the value of 1 is swapped before being used (using xxswapd).
|
|
; VMX (no VSX):
|
|
; %a is passed in register 2
|
|
; The value of 1 is stored in the TOC.
|
|
; No swaps are necessary when using P8 Vector instructions on LE
|
|
define <1 x i128> @v1i128_increment_by_one(<1 x i128> %a) nounwind {
|
|
%tmp = add <1 x i128> %a, <i128 1>
|
|
ret <1 x i128> %tmp
|
|
|
|
; FIXME: Seems a 128-bit literal is materialized by loading from the TOC. There
|
|
; should be a better way of doing this.
|
|
|
|
; CHECK-LE-LABEL: @v1i128_increment_by_one
|
|
; CHECK-LE: lxvd2x [[VAL:[0-9]+]], {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-LE: xxswapd 35, [[VAL]]
|
|
; CHECK-LE: vadduqm 2, 2, 3
|
|
; CHECK-LE: blr
|
|
|
|
; CHECK-BE-LABEL: @v1i128_increment_by_one
|
|
; CHECK-BE: lxvd2x 35, {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-BE-NOT: xxswapd
|
|
; CHECK-BE: vadduqm 2, 2, 3
|
|
; CHECK-BE-NOT: xxswapd 34, {{[0-9]+}}
|
|
; CHECK-BE: blr
|
|
|
|
; CHECK-NOVSX-LABEL: @v1i128_increment_by_one
|
|
; CHECK-NOVSX-NOT: xxswapd {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-NOVSX-NOT: stxvd2x {{[0-9]+}}, {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-NOVSX: lvx [[VAL:[0-9]+]], {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-NOVSX-NOT: lxvd2x {{[0-9]+}}, {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-NOVSX-NOT: xxswapd {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-NOVSX: vadduqm 2, 2, [[VAL]]
|
|
; CHECK-NOVSX: blr
|
|
}
|
|
|
|
; VSX:
|
|
; %a is passed in register 34
|
|
; %b is passed in register 35
|
|
; No swaps are necessary when using P8 Vector instructions on LE
|
|
; VMX (no VSX):
|
|
; %a is passewd in register 2
|
|
; %b is passed in register 3
|
|
; On LE, do not need to swap contents of 2 and 3 because the lvx/stvx
|
|
; instructions no not swap elements
|
|
define <1 x i128> @v1i128_increment_by_val(<1 x i128> %a, <1 x i128> %b) nounwind {
|
|
%tmp = add <1 x i128> %a, %b
|
|
ret <1 x i128> %tmp
|
|
|
|
; CHECK-LE-LABEL: @v1i128_increment_by_val
|
|
; CHECK-LE-NOT: xxswapd
|
|
; CHECK-LE: adduqm 2, 2, 3
|
|
; CHECK-LE: blr
|
|
|
|
; CHECK-BE-LABEL: @v1i128_increment_by_val
|
|
; CHECK-BE-NOT: xxswapd {{[0-9]+}}, 34
|
|
; CHECK-BE-NOT: xxswapd {{[0-9]+}}, 35
|
|
; CHECK-BE-NOT: xxswapd 34, [[RESULT]]
|
|
; CHECK-BE: adduqm 2, 2, 3
|
|
; CHECK-BE: blr
|
|
|
|
; CHECK-NOVSX-LABEL: @v1i128_increment_by_val
|
|
; CHECK-NOVSX-NOT: xxswapd 34, [[RESULT]]
|
|
; CHECK-NOVSX: adduqm 2, 2, 3
|
|
; CHECK-NOVSX: blr
|
|
}
|
|
|
|
; Little Endian (VSX and VMX):
|
|
; Lower 64-bits of %a are passed in register 3
|
|
; Upper 64-bits of %a are passed in register 4
|
|
; Increment lower 64-bits using addic (immediate value of 1)
|
|
; Increment upper 64-bits using add zero extended
|
|
; Results are placed in registers 3 and 4
|
|
; Big Endian (VSX and VMX)
|
|
; Lower 64-bits of %a are passed in register 4
|
|
; Upper 64-bits of %a are passed in register 3
|
|
; Increment lower 64-bits using addic (immediate value of 1)
|
|
; Increment upper 64-bits using add zero extended
|
|
; Results are placed in registers 3 and 4
|
|
define i128 @i128_increment_by_one(i128 %a) nounwind {
|
|
%tmp = add i128 %a, 1
|
|
ret i128 %tmp
|
|
; CHECK-LE-LABEL: @i128_increment_by_one
|
|
; CHECK-LE: addic 3, 3, 1
|
|
; CHECK-LE-NEXT: addze 4, 4
|
|
; CHECK-LE: blr
|
|
|
|
; CHECK-BE-LABEL: @i128_increment_by_one
|
|
; CHECK-BE: addic 4, 4, 1
|
|
; CHECK-BE-NEXT: addze 3, 3
|
|
; CHECK-BE: blr
|
|
|
|
; CHECK-LE-NOVSX-LABEL: @i128_increment_by_one
|
|
; CHECK-LE-NOVSX: addic 3, 3, 1
|
|
; CHECK-LE-NOVSX-NEXT: addze 4, 4
|
|
; CHECK-LE-NOVSX: blr
|
|
|
|
; CHECK-BE-NOVSX-LABEL: @i128_increment_by_one
|
|
; CHECK-BE-NOVSX: addic 4, 4, 1
|
|
; CHECK-BE-NOVSX-NEXT: addze 3, 3
|
|
; CHECK-BE-NOVSX: blr
|
|
}
|
|
|
|
; Little Endian (VSX and VMX):
|
|
; Lower 64-bits of %a are passed in register 3
|
|
; Upper 64-bits of %a are passed in register 4
|
|
; Lower 64-bits of %b are passed in register 5
|
|
; Upper 64-bits of %b are passed in register 6
|
|
; Add the lower 64-bits using addc on registers 3 and 5
|
|
; Add the upper 64-bits using adde on registers 4 and 6
|
|
; Registers 3 and 4 should hold the result
|
|
; Big Endian (VSX and VMX):
|
|
; Upper 64-bits of %a are passed in register 3
|
|
; Lower 64-bits of %a are passed in register 4
|
|
; Upper 64-bits of %b are passed in register 5
|
|
; Lower 64-bits of %b are passed in register 6
|
|
; Add the lower 64-bits using addc on registers 4 and 6
|
|
; Add the upper 64-bits using adde on registers 3 and 5
|
|
; Registers 3 and 4 should hold the result
|
|
define i128 @i128_increment_by_val(i128 %a, i128 %b) nounwind {
|
|
%tmp = add i128 %a, %b
|
|
ret i128 %tmp
|
|
; CHECK-LE-LABEL: @i128_increment_by_val
|
|
; CHECK-LE: addc 3, 3, 5
|
|
; CHECK-LE-NEXT: adde 4, 4, 6
|
|
; CHECK-LE: blr
|
|
|
|
; CHECK-BE-LABEL: @i128_increment_by_val
|
|
; CHECK-BE: addc 4, 4, 6
|
|
; CHECK-BE-NEXT: adde 3, 3, 5
|
|
; CHECK-BE: blr
|
|
|
|
; CHECK-LE-NOVSX-LABEL: @i128_increment_by_val
|
|
; CHECK-LE-NOVSX: addc 3, 3, 5
|
|
; CHECK-LE-NOVSX-NEXT: adde 4, 4, 6
|
|
; CHECK-LE-NOVSX: blr
|
|
|
|
; CHECK-BE-NOVSX-LABEL: @i128_increment_by_val
|
|
; CHECK-BE-NOVSX: addc 4, 4, 6
|
|
; CHECK-BE-NOVSX-NEXT: adde 3, 3, 5
|
|
; CHECK-BE-NOVSX: blr
|
|
}
|
|
|
|
|
|
; Callsites for the routines defined above.
|
|
; Ensure the parameters are loaded in the same order that is expected by the
|
|
; callee. See comments for individual functions above for details on registers
|
|
; used for parameters.
|
|
define <1 x i128> @call_v1i128_increment_by_one() nounwind {
|
|
%tmp = load <1 x i128>, <1 x i128>* @x, align 16
|
|
%ret = call <1 x i128> @v1i128_increment_by_one(<1 x i128> %tmp)
|
|
ret <1 x i128> %ret
|
|
|
|
; CHECK-LE-LABEL: @call_v1i128_increment_by_one
|
|
; CHECK-LE: lxvd2x [[PARAM:[0-9]+]], {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-LE: xxswapd 34, [[PARAM]]
|
|
; CHECK-LE: bl v1i128_increment_by_one
|
|
; CHECK-LE: blr
|
|
|
|
; CHECK-BE-LABEL: @call_v1i128_increment_by_one
|
|
; CHECK-BE: lxvw4x 34, {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-BE-NOT: xxswapd 34, {{[0-9]+}}
|
|
; CHECK-BE: bl v1i128_increment_by_one
|
|
; CHECK-BE: blr
|
|
|
|
; CHECK-NOVSX-LABEL: @call_v1i128_increment_by_one
|
|
; CHECK-NOVSX: lvx 2, {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-NOVSX-NOT: xxswapd {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-NOVSX: bl v1i128_increment_by_one
|
|
; CHECK-NOVSX: blr
|
|
}
|
|
|
|
define <1 x i128> @call_v1i128_increment_by_val() nounwind {
|
|
%tmp = load <1 x i128>, <1 x i128>* @x, align 16
|
|
%tmp2 = load <1 x i128>, <1 x i128>* @y, align 16
|
|
%ret = call <1 x i128> @v1i128_increment_by_val(<1 x i128> %tmp, <1 x i128> %tmp2)
|
|
ret <1 x i128> %ret
|
|
|
|
; CHECK-LE-LABEL: @call_v1i128_increment_by_val
|
|
; CHECK-LE: lxvd2x [[PARAM1:[0-9]+]], {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-LE: lxvd2x [[PARAM2:[0-9]+]], {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-LE-DAG: xxswapd 34, [[PARAM1]]
|
|
; CHECK-LE-DAG: xxswapd 35, [[PARAM2]]
|
|
; CHECK-LE: bl v1i128_increment_by_val
|
|
; CHECK-LE: blr
|
|
|
|
; CHECK-BE-LABEL: @call_v1i128_increment_by_val
|
|
|
|
|
|
; CHECK-BE-DAG: lxvw4x 35, {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-BE-NOT: xxswapd 34, {{[0-9]+}}
|
|
; CHECK-BE-NOT: xxswapd 35, {{[0-9]+}}
|
|
; CHECK-BE: bl v1i128_increment_by_val
|
|
; CHECK-BE: blr
|
|
|
|
; CHECK-NOVSX-LABEL: @call_v1i128_increment_by_val
|
|
; CHECK-NOVSX-DAG: lvx 2, {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-NOVSX-DAG: lvx 3, {{[0-9]+}}, {{[0-9]+}}
|
|
; CHECK-NOVSX-NOT: xxswapd 34, {{[0-9]+}}
|
|
; CHECK-NOVSX-NOT: xxswapd 35, {{[0-9]+}}
|
|
; CHECK-NOVSX: bl v1i128_increment_by_val
|
|
; CHECK-NOVSX: blr
|
|
|
|
}
|
|
|
|
define i128 @call_i128_increment_by_one() nounwind {
|
|
%tmp = load i128, i128* @a, align 16
|
|
%ret = call i128 @i128_increment_by_one(i128 %tmp)
|
|
ret i128 %ret
|
|
; %ret4 = call i128 @i128_increment_by_val(i128 %tmp2, i128 %tmp2)
|
|
; CHECK-LE-LABEL: @call_i128_increment_by_one
|
|
; CHECK-LE-DAG: ld 3, 0([[BASEREG:[0-9]+]])
|
|
; CHECK-LE-DAG: ld 4, 8([[BASEREG]])
|
|
; CHECK-LE: bl i128_increment_by_one
|
|
; CHECK-LE: blr
|
|
|
|
; CHECK-BE-LABEL: @call_i128_increment_by_one
|
|
; CHECK-BE-DAG: ld 3, 0([[BASEREG:[0-9]+]])
|
|
; CHECK-BE-DAG: ld 4, 8([[BASEREG]])
|
|
; CHECK-BE: bl i128_increment_by_one
|
|
; CHECK-BE: blr
|
|
|
|
; CHECK-NOVSX-LABEL: @call_i128_increment_by_one
|
|
; CHECK-NOVSX-DAG: ld 3, 0([[BASEREG:[0-9]+]])
|
|
; CHECK-NOVSX-DAG: ld 4, 8([[BASEREG]])
|
|
; CHECK-NOVSX: bl i128_increment_by_one
|
|
; CHECK-NOVSX: blr
|
|
}
|
|
|
|
define i128 @call_i128_increment_by_val() nounwind {
|
|
%tmp = load i128, i128* @a, align 16
|
|
%tmp2 = load i128, i128* @b, align 16
|
|
%ret = call i128 @i128_increment_by_val(i128 %tmp, i128 %tmp2)
|
|
ret i128 %ret
|
|
; CHECK-LE-LABEL: @call_i128_increment_by_val
|
|
; CHECK-LE-DAG: ld 3, 0([[P1BASEREG:[0-9]+]])
|
|
; CHECK-LE-DAG: ld 4, 8([[P1BASEREG]])
|
|
; CHECK-LE-DAG: ld 5, 0([[P2BASEREG:[0-9]+]])
|
|
; CHECK-LE-DAG: ld 6, 8([[P2BASEREG]])
|
|
; CHECK-LE: bl i128_increment_by_val
|
|
; CHECK-LE: blr
|
|
|
|
; CHECK-BE-LABEL: @call_i128_increment_by_val
|
|
; CHECK-BE-DAG: ld 3, 0([[P1BASEREG:[0-9]+]])
|
|
; CHECK-BE-DAG: ld 4, 8([[P1BASEREG]])
|
|
; CHECK-BE-DAG: ld 5, 0([[P2BASEREG:[0-9]+]])
|
|
; CHECK-BE-DAG: ld 6, 8([[P2BASEREG]])
|
|
; CHECK-BE: bl i128_increment_by_val
|
|
; CHECK-BE: blr
|
|
|
|
; CHECK-NOVSX-LABEL: @call_i128_increment_by_val
|
|
; CHECK-NOVSX-DAG: ld 3, 0([[P1BASEREG:[0-9]+]])
|
|
; CHECK-NOVSX-DAG: ld 4, 8([[P1BASEREG]])
|
|
; CHECK-NOVSX-DAG: ld 5, 0([[P2BASEREG:[0-9]+]])
|
|
; CHECK-NOVSX-DAG: ld 6, 8([[P2BASEREG]])
|
|
; CHECK-NOVSX: bl i128_increment_by_val
|
|
; CHECK-NOVSX: blr
|
|
}
|
|
|
|
|