maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC
History
Saleem Abdulrasool b30bc8cc5d RISCV: simplify a test case for RISCV (NFCI) 
The output of the object file is unimportant and entirely discarded.
Simply redirect the output to `/dev/null` or `NUL` as the case may be.
Additionally, the space between the labels is unimportant.  There is no
need to add space between the labels.  Two labels at the same address
are sufficient to generate the difference expression and should still
test the same behaviour.
 		2021-06-18 08:19:16 -07:00
..
AArch64 [AArch64] Support llvm-mc/llvm-objdump -M no-aliases 2021-05-26 13:35:31 -07:00
AMDGPU Reland "[AMDGPU] Add gfx1013 target" 2021-06-08 21:15:35 -04:00
ARM Revert "[NFC] remove explicit default value for strboolattr attribute in tests" 2021-05-24 19:43:40 +02:00
AVR [AVR] Add register aliases XL, YH, etc 2021-03-03 15:36:05 +01:00
AsmParser [MC] Add MCAsmParser::parseComma to improve diagnostics 2021-05-04 14:13:19 -07:00
BPF
…
COFF [MC] Change "unexpected tokens" to "expected newline" and remove unneeded "in .xxx directive" 2021-06-02 16:08:05 -07:00
CSKY [CSKY 6/n] Add support branch and symbol series instruction 2021-04-20 15:36:49 +08:00
Disassembler [PowerPC] Export 16 byte load-store instructions 2021-06-15 01:56:10 +00:00
ELF Implement DW_CFA_LLVM_* for Heterogeneous Debugging 2021-06-14 08:51:50 +05:30
Hexagon Revert "[NFC] remove explicit default value for strboolattr attribute in tests" 2021-05-24 19:43:40 +02:00
Lanai
…
M68k [M68k][test][NFC] Scrubing some tests 2021-05-05 17:48:28 -07:00
MSP430 [llvm-readobj] Update tests because of changes in llvm-readobj behavior 2020-07-20 10:39:04 +01:00
MachO Revert "[NFC] remove explicit default value for strboolattr attribute in tests" 2021-05-24 19:43:40 +02:00
Mips [MC] Remove unneeded "in '.xxx' directive" from diagnostics 2021-05-04 13:30:29 -07:00
PowerPC [PowerPC] Export 16 byte load-store instructions 2021-06-15 01:56:10 +00:00
RISCV RISCV: simplify a test case for RISCV (NFCI) 2021-06-18 08:19:16 -07:00
Sparc [SPARC] recognize the "rd %pc, reg" special form 2021-05-23 22:52:59 +02:00
SystemZ [SystemZ] Introduce distinction between the jg/jl family of mnemonics for GNU as vs HLASM 2021-03-01 16:36:07 -05:00
VE [VE] Add missing BCR format 2020-10-29 23:30:49 +09:00
WebAssembly [WebAssembly] Rename event to tag 2021-06-17 20:34:19 -07:00
X86 [X86] Check using default in test added in 0bd5bbb31e. 2021-06-17 13:19:43 +01:00