..
add_reduce.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
arm_cmplx_dot_prod_f32.ll
[ARM] Move VPTBlock pass after post-ra scheduling
2021-11-04 18:42:12 +00:00
begin-vpt-without-inst.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
biquad-cascade-default.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
biquad-cascade-optsize-strd-lr.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
biquad-cascade-optsize.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
branch-targets.ll
…
clear-maskedinsts.ll
…
cmplx_cong.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
cond-mov.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
cond-vector-reduce-mve-codegen.ll
[ARM] Move VPTBlock pass after post-ra scheduling
2021-11-04 18:42:12 +00:00
constbound.ll
[CodeGen] Improve SelectionDAGBuilder lowering code for get.active.lane.mask intrinsic
2021-12-10 13:39:38 +00:00
count_dominates_start.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
ctlz-non-zeros.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
disjoint-vcmp.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
dont-ignore-vctp.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
dont-remove-loop-update.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
emptyblock.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
end-positive-offset.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
exitcount.ll
[ARM] Handle splats of constants for MVE qr instruction
2021-12-17 09:16:28 +00:00
extending-loads.ll
…
extract-element.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
fast-fp-loops.ll
[SCEV] Canonicalize X - urem X, Y patterns
2021-11-16 11:59:21 -08:00
incorrect-sub-8.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
incorrect-sub-16.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
incorrect-sub-32.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
inlineasm.ll
…
inloop-vpnot-1.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
inloop-vpnot-2.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
inloop-vpnot-3.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
inloop-vpsel-1.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
inloop-vpsel-2.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
invariant-qreg.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
it-block-chain-store.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
it-block-chain.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
it-block-itercount.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
it-block-mov.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
it-block-random.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
iv-two-vcmp-reordered.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
iv-two-vcmp.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
iv-vcmp.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
livereg-no-loop-def.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
loop-dec-copy-chain.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
loop-dec-copy-prev-iteration.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
loop-dec-liveout.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
loop-guards.ll
…
lsr-profitable-chain.ll
[ARM] Handle splats of constants for MVE qr instruction
2021-12-17 09:16:28 +00:00
lstp-insertion-position.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
massive.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
matrix-debug.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
matrix.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
memcall.ll
…
minloop.ll
…
mov-after-dls.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
mov-after-dlstp.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mov-lr-terminator.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mov-operand.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
move-def-before-start.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
move-start-after-def.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
multi-block-cond-iter-count.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
multi-cond-iter-count.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
multiblock-massive.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
multiple-do-loops.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
mve-float-loops.ll
[SCEV] Canonicalize X - urem X, Y patterns
2021-11-16 11:59:21 -08:00
mve-tail-data-types.ll
[SCEV] Canonicalize X - urem X, Y patterns
2021-11-16 11:59:21 -08:00
nested.ll
…
no-dec-cbnz.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
no-dec-le-simple.ll
…
no-dec-reorder.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
no-dec.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
no-vpsel-liveout.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
non-masked-load.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
non-masked-store.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
out-of-range-cbz.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
predicated-invariant.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
predicated-liveout-unknown-lanes.ll
…
predicated-liveout.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
reductions-vpt-liveout.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
reductions.ll
[ARM] Move VPTBlock pass after post-ra scheduling
2021-11-04 18:42:12 +00:00
remat-vctp.ll
[ARM] Handle splats of constants for MVE qr instruction
2021-12-17 09:16:28 +00:00
remove-elem-moves.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
revert-after-call.mir
…
revert-after-read.mir
…
revert-after-write.mir
…
revert-non-header.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
revert-non-loop.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
revert-while.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
revertcallearly.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
safe-def-no-mov.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
safe-retaining.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
sibling-loops.ll
…
size-limit.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
skip-debug.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
skip-vpt-debug.mir
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
2022-04-13 09:31:51 +02:00
spillingmove.ll
[ARM] Move VPTBlock pass after post-ra scheduling
2021-11-04 18:42:12 +00:00
spillingmove.mir
[ARM] Introduce a MQPRCopy
2021-10-07 12:52:12 +01:00
subreg-liveness.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
switch.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
tail-pred-basic.ll
…
tail-pred-const.ll
…
tail-pred-disabled-in-loloops.ll
[ARM] Move VPTBlock pass after post-ra scheduling
2021-11-04 18:42:12 +00:00
tail-pred-intrinsic-add-sat.ll
…
tail-pred-intrinsic-fabs.ll
…
tail-pred-intrinsic-round.ll
[ARM] Enable subreg liveness
2021-08-17 14:10:33 +01:00
tail-pred-intrinsic-sub-sat.ll
…
tail-pred-narrow.ll
…
tail-pred-pattern-fail.ll
…
tail-pred-reduce.ll
…
tail-pred-widen.ll
…
tp-multiple-vpst.ll
…
unpredicated-max.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
unpredload.ll
[ARM] Move VPTBlock pass after post-ra scheduling
2021-11-04 18:42:12 +00:00
unrolled-and-vector.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
unsafe-cpsr-loop-def.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
unsafe-cpsr-loop-use.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
unsafe-retaining.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
unsafe-use-after.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
vaddv.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
varying-outer-2d-reduction.ll
[ARM] Move VPTBlock pass after post-ra scheduling
2021-11-04 18:42:12 +00:00
vcmp-vpst-combination-across-blocks.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
vcmp-vpst-combination.ll
…
vctp-add-operand-liveout.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
vctp-in-vpt-2.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
vctp-in-vpt.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
vctp-subi3.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
vctp-subri.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
vctp-subri12.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
vctp16-reduce.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
vector-arith-codegen.ll
…
vector-reduce-mve-tail.ll
…
vector-unroll.ll
…
vector_spill_in_loop.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
vmaxmin_vpred_r.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
vmldava_in_vpt.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
vpt-block-debug.mir
[ARM] Skip debug info in recomputeVPTBlockMask
2021-09-28 14:58:13 +01:00
vpt-blocks.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
while-loops.ll
Revert "Allow rematerialization of virtual reg uses"
2021-09-24 10:26:11 -07:00
while-negative-offset.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
while.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
wls-revert-placement.mir
[ARM] Delay reverting WLS in arm-block-placement
2021-09-28 15:38:29 +01:00
wls-search-killed.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
wls-search-pred.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
wlstp.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
wrong-liveout-lsr-shift.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
wrong-vctp-opcode-liveout.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
wrong-vctp-operand-liveout.mir
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00