| .. |
|
AArch64
|
[GlobalISel] Rewrite CallLowering::lowerReturn to accept multiple VRegs per Value
|
2018-08-02 08:33:31 +00:00 |
|
AMDGPU
|
[AMDGPU] Reworked SIFixWWMLiveness
|
2018-08-02 23:31:32 +00:00 |
|
ARC
|
…
|
|
|
ARM
|
[ARM] FP16: support vector zip and unzip
|
2018-08-03 09:24:29 +00:00 |
|
AVR
|
[AVR] Set trackLivenessAfterRegAlloc
|
2018-06-11 14:46:48 +00:00 |
|
BPF
|
bpf: add missing RegState to notify MachineInstr verifier necessary register usage
|
2018-07-27 16:58:52 +00:00 |
|
Generic
|
Implement strip.invariant.group
|
2018-07-02 04:49:30 +00:00 |
|
Hexagon
|
[Hexagon] Simplify CFG after atomic expansion
|
2018-08-02 22:17:53 +00:00 |
|
Inputs
|
…
|
|
|
Lanai
|
…
|
|
|
MIR
|
[DebugInfo][X86] Add start-after flags to MIR tests
|
2018-07-12 14:36:48 +00:00 |
|
MSP430
|
…
|
|
|
Mips
|
[MIPS GlobalISel] Select global address
|
2018-08-01 09:03:23 +00:00 |
|
NVPTX
|
[NVPTX] Handle __nvvm_reflect("__CUDA_ARCH").
|
2018-08-03 18:05:24 +00:00 |
|
Nios2
|
…
|
|
|
PowerPC
|
[PowerPC] Do not round values prior to converting to integer
|
2018-08-02 00:03:22 +00:00 |
|
RISCV
|
[RISCV] Fixed test case failure due to r338047
|
2018-07-31 00:36:28 +00:00 |
|
SPARC
|
Regenerate remainder test.
|
2018-07-20 13:14:29 +00:00 |
|
SystemZ
|
[SystemZ] Improve handling of instructions which expand to several groups
|
2018-08-03 10:43:05 +00:00 |
|
Thumb
|
[ARM] Prefer lsls+lsrs over lsls+ands or lsrs+ands in Thumb1.
|
2018-07-25 18:22:22 +00:00 |
|
Thumb2
|
[ARM] Treat cmn immediates as legal in isLegalICmpImmediate.
|
2018-07-10 23:44:37 +00:00 |
|
WebAssembly
|
[WebAssembly] Cleanup of the way globals and global flags are handled
|
2018-08-03 14:33:37 +00:00 |
|
WinCFGuard
|
…
|
|
|
WinEH
|
…
|
|
|
X86
|
[X86] Add a DAG combine for the __builtin_parity idiom used by clang to enable better codegen
|
2018-08-03 18:00:29 +00:00 |
|
XCore
|
[DAGCombiner] extend(ifpositive(X)) -> shift-right (not X)
|
2018-07-15 16:27:07 +00:00 |
0a11b6366a