| .. |
|
AsmParser
|
[AArch64] Add Tiny Code Model for AArch64
|
2018-08-22 11:31:39 +00:00 |
|
Disassembler
|
[aarch64][mc] Don't lookup symbols when there is no symbol lookup callback
|
2018-08-21 15:47:25 +00:00 |
|
InstPrinter
|
[AArch64][ARM] Armv8.4-A: Trace synchronization barrier instruction
|
2018-07-06 08:03:12 +00:00 |
|
MCTargetDesc
|
Find PLT entries for x86, x86_64, and AArch64.
|
2018-08-24 15:21:56 +00:00 |
|
TargetInfo
|
Add backend name to Target to enable runtime info to be fed back into TableGen
|
2017-11-15 23:55:44 +00:00 |
|
Utils
|
[AArch64] Armv8.4-A: TLB support
|
2018-07-06 13:00:16 +00:00 |
|
AArch64.h
|
Revert r331816 and r331820 - [globalisel] Add a combiner helpers for extending loads and use them in a pre-legalize combiner for AArch64
|
2018-05-09 05:00:17 +00:00 |
|
AArch64.td
|
[ARM/AArch64] Support FP16 +fp16fml instructions
|
2018-08-17 11:29:49 +00:00 |
|
AArch64A53Fix835769.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
AArch64A57FPLoadBalancing.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
AArch64AdvSIMDScalarPass.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
AArch64AsmPrinter.cpp
|
[COFF] Hoist constant pool handling from X86AsmPrinter into AsmPrinter
|
2018-07-25 18:35:31 +00:00 |
|
AArch64CallLowering.cpp
|
[GlobalISel] Rewrite CallLowering::lowerReturn to accept multiple VRegs per Value
|
2018-08-02 08:33:31 +00:00 |
|
AArch64CallLowering.h
|
[GlobalISel] Rewrite CallLowering::lowerReturn to accept multiple VRegs per Value
|
2018-08-02 08:33:31 +00:00 |
|
AArch64CallingConvention.h
|
Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layering
|
2017-11-08 01:01:31 +00:00 |
|
AArch64CallingConvention.td
|
AArch64: Implement support for the shadowcallstack attribute.
|
2018-04-04 21:55:44 +00:00 |
|
AArch64CleanupLocalDynamicTLSPass.cpp
|
MachineFunction: Return reference from getFunction(); NFC
|
2017-12-15 22:22:58 +00:00 |
|
AArch64CollectLOH.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
AArch64CondBrTuning.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
AArch64ConditionOptimizer.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
AArch64ConditionalCompares.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
AArch64DeadRegisterDefinitionsPass.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
AArch64ExpandPseudoInsts.cpp
|
[AArch64] Add Tiny Code Model for AArch64
|
2018-08-22 11:31:39 +00:00 |
|
AArch64FalkorHWPFFix.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
AArch64FastISel.cpp
|
DAG: Add calling convention argument to calling convention funcs
|
2018-07-28 13:25:19 +00:00 |
|
AArch64FrameLowering.cpp
|
[AArch64] Add Tiny Code Model for AArch64
|
2018-08-22 11:31:39 +00:00 |
|
AArch64FrameLowering.h
|
Remove \brief commands from doxygen comments.
|
2018-05-01 15:54:18 +00:00 |
|
AArch64GenRegisterBankInfo.def
|
[AArch64][RegisterBankInfo] Teach instruction mapping about gpr32 -> fpr16 cross copies
|
2017-11-18 04:28:56 +00:00 |
|
AArch64ISelDAGToDAG.cpp
|
[SDAG] Remove the reliance on MI's allocation strategy for
|
2018-08-14 23:30:32 +00:00 |
|
AArch64ISelLowering.cpp
|
[AArch64] Reject inline asm with FP registers when FP is disabled.
|
2018-08-24 19:12:13 +00:00 |
|
AArch64ISelLowering.h
|
[AArch64] Add Tiny Code Model for AArch64
|
2018-08-22 11:31:39 +00:00 |
|
AArch64InstrAtomics.td
|
[AArch64] Improve v8.1-A code-gen for atomic load-and
|
2018-02-12 17:03:11 +00:00 |
|
AArch64InstrFormats.td
|
[ARM/AArch64] Support FP16 +fp16fml instructions
|
2018-08-17 11:29:49 +00:00 |
|
AArch64InstrInfo.cpp
|
[AArch64] Add Tiny Code Model for AArch64
|
2018-08-22 11:31:39 +00:00 |
|
AArch64InstrInfo.h
|
[MachineOutliner][AArch64] Add support for saving LR to a register
|
2018-07-30 17:45:28 +00:00 |
|
AArch64InstrInfo.td
|
[AArch64] Add Tiny Code Model for AArch64
|
2018-08-22 11:31:39 +00:00 |
|
AArch64InstructionSelector.cpp
|
[AArch64] Add Tiny Code Model for AArch64
|
2018-08-22 11:31:39 +00:00 |
|
AArch64LegalizerInfo.cpp
|
[AArch64][GlobalISel] Make G_BLOCK_ADDR legal.
|
2018-07-31 00:08:56 +00:00 |
|
AArch64LegalizerInfo.h
|
[aarch64][globalisel] Define G_ATOMIC_CMPXCHG and G_ATOMICRMW_* and make them legal
|
2017-11-28 20:21:15 +00:00 |
|
AArch64LoadStoreOptimizer.cpp
|
[MI] Change the array of `MachineMemOperand` pointers to be
|
2018-08-16 21:30:05 +00:00 |
|
AArch64MCInstLower.cpp
|
Move TargetLoweringObjectFile from CodeGen to Target to fix layering
|
2018-03-23 23:58:19 +00:00 |
|
AArch64MCInstLower.h
|
…
|
|
|
AArch64MachineFunctionInfo.h
|
Remove trailing space
|
2018-07-30 19:41:25 +00:00 |
|
AArch64MacroFusion.cpp
|
Remove \brief commands from doxygen comments.
|
2018-05-01 15:54:18 +00:00 |
|
AArch64MacroFusion.h
|
…
|
|
|
AArch64PBQPRegAlloc.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
AArch64PBQPRegAlloc.h
|
…
|
|
|
AArch64PerfectShuffle.h
|
…
|
|
|
AArch64PromoteConstant.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
AArch64RedundantCopyElimination.cpp
|
[CodeGen][AArch64] Use RegUnits to track register aliases. (NFC)
|
2018-05-23 17:49:38 +00:00 |
|
AArch64RegisterBankInfo.cpp
|
[AArch64] Map G_LOAD on FPR when the definition goes to a copy to FPR
|
2017-11-18 04:28:59 +00:00 |
|
AArch64RegisterBankInfo.h
|
[AArch64][RegisterBankInfo] Add mapping for G_FPEXT.
|
2017-11-02 23:38:19 +00:00 |
|
AArch64RegisterBanks.td
|
…
|
|
|
AArch64RegisterInfo.cpp
|
[AArch64] Remove Duplicate FP16 Patterns with same encoding, match on existing patterns
|
2018-06-27 09:20:13 +00:00 |
|
AArch64RegisterInfo.h
|
[AArch64] Remove Duplicate FP16 Patterns with same encoding, match on existing patterns
|
2018-06-27 09:20:13 +00:00 |
|
AArch64RegisterInfo.td
|
[AArch64][SVE] Asm: Add MOVPRFX instructions.
|
2018-07-30 15:42:46 +00:00 |
|
AArch64SIMDInstrOpt.cpp
|
[TargetSchedule] shrink interface for init(); NFCI
|
2018-04-08 19:56:04 +00:00 |
|
AArch64SVEInstrInfo.td
|
[AArch64][SVE] Asm: Enable instructions to be prefixed.
|
2018-07-30 16:05:45 +00:00 |
|
AArch64SchedA53.td
|
[AArch64] Clean-up a few over-eager regexps in models.
|
2018-03-23 11:00:42 +00:00 |
|
AArch64SchedA57.td
|
[AArch64][SVE] Asm: Set SVE as unsupported feature for existing scheduler models.
|
2017-11-07 15:03:11 +00:00 |
|
AArch64SchedA57WriteRes.td
|
…
|
|
|
AArch64SchedCyclone.td
|
[AArch64][SVE] Asm: Set SVE as unsupported feature for existing scheduler models.
|
2017-11-07 15:03:11 +00:00 |
|
AArch64SchedExynosM1.td
|
[ExynosM1][Sched] Fix resource usage in scheduling model.
|
2018-06-11 07:33:08 +00:00 |
|
AArch64SchedExynosM3.td
|
[ExynosM3] Fix scheduling info.
|
2018-05-18 13:10:41 +00:00 |
|
AArch64SchedFalkor.td
|
[TableGen] When trying to reuse a scheduler class for instructions from an InstRW, make sure we haven't already seen another InstRW containing this instruction on this CPU.
|
2018-03-18 19:56:15 +00:00 |
|
AArch64SchedFalkorDetails.td
|
[AArch64][Falkor] Correct load/store increment scheduling details
|
2018-03-20 13:46:35 +00:00 |
|
AArch64SchedKryo.td
|
[TableGen] When trying to reuse a scheduler class for instructions from an InstRW, make sure we haven't already seen another InstRW containing this instruction on this CPU.
|
2018-03-18 19:56:15 +00:00 |
|
AArch64SchedKryoDetails.td
|
…
|
|
|
AArch64SchedThunderX.td
|
[TableGen] When trying to reuse a scheduler class for instructions from an InstRW, make sure we haven't already seen another InstRW containing this instruction on this CPU.
|
2018-03-18 19:56:15 +00:00 |
|
AArch64SchedThunderX2T99.td
|
[TableGen] Emit a fatal error on inconsistencies in resource units vs cycles.
|
2018-06-13 09:41:49 +00:00 |
|
AArch64Schedule.td
|
…
|
|
|
AArch64SelectionDAGInfo.cpp
|
AArch64/X86: Factor out common bzero logic; NFC
|
2017-12-18 23:14:28 +00:00 |
|
AArch64SelectionDAGInfo.h
|
…
|
|
|
AArch64StorePairSuppress.cpp
|
Rename DEBUG macro to LLVM_DEBUG.
|
2018-05-14 12:53:11 +00:00 |
|
AArch64Subtarget.cpp
|
[AArch64] Add Tiny Code Model for AArch64
|
2018-08-22 11:31:39 +00:00 |
|
AArch64Subtarget.h
|
[ARM/AArch64] Support FP16 +fp16fml instructions
|
2018-08-17 11:29:49 +00:00 |
|
AArch64SystemOperands.td
|
[AArch64][SVE] Asm: Add SVE System registers
|
2018-08-20 09:16:59 +00:00 |
|
AArch64TargetMachine.cpp
|
[AArch64] Add Tiny Code Model for AArch64
|
2018-08-22 11:31:39 +00:00 |
|
AArch64TargetMachine.h
|
(Re-landing) Expose a TargetMachine::getTargetTransformInfo function
|
2017-12-22 18:21:59 +00:00 |
|
AArch64TargetObjectFile.cpp
|
[AArch64] DWARF: do not generate AT_location for thread local
|
2018-08-01 23:46:49 +00:00 |
|
AArch64TargetObjectFile.h
|
Move TargetLoweringObjectFile from CodeGen to Target to fix layering
|
2018-03-23 23:58:19 +00:00 |
|
AArch64TargetTransformInfo.cpp
|
Remove trailing space
|
2018-07-30 19:41:25 +00:00 |
|
AArch64TargetTransformInfo.h
|
[TTI, AArch64] Add transpose shuffle kind
|
2018-04-26 13:48:33 +00:00 |
|
CMakeLists.txt
|
Revert r331816 and r331820 - [globalisel] Add a combiner helpers for extending loads and use them in a pre-legalize combiner for AArch64
|
2018-05-09 05:00:17 +00:00 |
|
LLVMBuild.txt
|
…
|
|
|
SVEInstrFormats.td
|
[AArch64][SVE] Asm: Enable instructions to be prefixed.
|
2018-07-30 16:05:45 +00:00 |
071203bbf2