forked from OSchip/llvm-project
94 lines
2.1 KiB
C++
94 lines
2.1 KiB
C++
//===-- ARM.h - Top-level interface for ARM representation---- --*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file was developed by the "Instituto Nokia de Tecnologia" and
|
|
// is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the entry points for global functions defined in the LLVM
|
|
// ARM back-end.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef TARGET_ARM_H
|
|
#define TARGET_ARM_H
|
|
|
|
#include <iosfwd>
|
|
#include <cassert>
|
|
|
|
namespace llvm {
|
|
// Enums corresponding to ARM condition codes
|
|
namespace ARMCC {
|
|
enum CondCodes {
|
|
EQ,
|
|
NE,
|
|
CS,
|
|
CC,
|
|
MI,
|
|
PL,
|
|
VS,
|
|
VC,
|
|
HI,
|
|
LS,
|
|
GE,
|
|
LT,
|
|
GT,
|
|
LE,
|
|
AL
|
|
};
|
|
}
|
|
|
|
namespace ARMShift {
|
|
enum ShiftTypes {
|
|
LSL,
|
|
LSR,
|
|
ASR,
|
|
ROR,
|
|
RRX
|
|
};
|
|
}
|
|
|
|
static const char *ARMCondCodeToString(ARMCC::CondCodes CC) {
|
|
switch (CC) {
|
|
default: assert(0 && "Unknown condition code");
|
|
case ARMCC::EQ: return "eq";
|
|
case ARMCC::NE: return "ne";
|
|
case ARMCC::CS: return "cs";
|
|
case ARMCC::CC: return "cc";
|
|
case ARMCC::MI: return "mi";
|
|
case ARMCC::PL: return "pl";
|
|
case ARMCC::VS: return "vs";
|
|
case ARMCC::VC: return "vc";
|
|
case ARMCC::HI: return "hi";
|
|
case ARMCC::LS: return "ls";
|
|
case ARMCC::GE: return "ge";
|
|
case ARMCC::LT: return "lt";
|
|
case ARMCC::GT: return "gt";
|
|
case ARMCC::LE: return "le";
|
|
case ARMCC::AL: return "al";
|
|
}
|
|
}
|
|
|
|
class FunctionPass;
|
|
class TargetMachine;
|
|
|
|
FunctionPass *createARMISelDag(TargetMachine &TM);
|
|
FunctionPass *createARMCodePrinterPass(std::ostream &OS, TargetMachine &TM);
|
|
FunctionPass *createARMFixMulPass();
|
|
} // end namespace llvm;
|
|
|
|
// Defines symbolic names for ARM registers. This defines a mapping from
|
|
// register name to register number.
|
|
//
|
|
#include "ARMGenRegisterNames.inc"
|
|
|
|
// Defines symbolic names for the ARM instructions.
|
|
//
|
|
#include "ARMGenInstrNames.inc"
|
|
|
|
|
|
#endif
|