llvm-project/polly/test/CodeGen/MemAccess/simple___%for.cond4---%for....

18 lines
450 B
Plaintext

{
"context" : "{ [] }",
"name" : "for.cond4 => for.end14",
"statements" : [
{
"accesses" : [
{
"kind" : "write",
"relation" : "{ Stmt_for_body7[i0] -> MemRef_B[i0] }"
}
],
"domain" : "{ Stmt_for_body7[i0] : i0 >= 0 and i0 <= 11 }",
"name" : "Stmt_for_body7",
"schedule" : "{ Stmt_for_body7[i0] -> scattering[0, i0, 0] }"
}
]
}