..
AArch64
[AArch64] Implement .variant_pcs directive
2020-10-13 10:06:27 +00:00
AMDGPU
[AMDGPU] Allow some modifiers on VOP3B instructions
2020-10-28 21:54:14 +00:00
ARM
llvm-dwarfdump: Dump address forms in their encoded length rather than always in 64 bits
2020-10-04 15:48:57 -07:00
AVR
[AVRInstPrinter] printOperand: support llvm-objdump --print-imm-hex
2020-07-12 08:14:52 -07:00
AsmParser
Introduce and use a new section type for the bb_addr_map section.
2020-10-08 11:13:19 -07:00
BPF
[test] llvm/test/: change llvm-objdump single-dash long options to double-dash options
2020-03-15 17:46:23 -07:00
COFF
[test][MC] Use %python in llvm/test/MC/COFF/bigobj.py
2020-10-07 14:03:28 -04:00
Disassembler
[X86] Support Intel avxvnni
2020-10-31 12:39:51 +08:00
ELF
[MC] Add SMLoc to MCStreamer::emitSymbolAttribute and report changed binding warnings/errors for ELF
2020-10-29 19:43:11 -07:00
Hexagon
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
2020-07-20 10:39:04 +01:00
Lanai
[lit] Delete empty lines at the end of lit.local.cfg NFC
2019-06-17 09:51:07 +00:00
MSP430
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
2020-07-20 10:39:04 +01:00
MachO
llvm-dwarfdump: Dump address forms in their encoded length rather than always in 64 bits
2020-10-04 15:48:57 -07:00
Mips
[mips] Implement add.ps, mul.ps and sub.ps
2020-10-30 10:59:15 +03:00
PowerPC
[PowerPC] Add outer product instructions for MMA
2020-09-30 18:06:49 -05:00
RISCV
[RISCV] Fix unused check prefixes in test/MC/RISCV/
2020-10-29 21:18:30 -07:00
Sparc
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
2020-07-20 10:39:04 +01:00
SystemZ
[SystemZAsmParser] Treat VR128 separately in ParseDirectiveInsn().
2020-10-06 14:42:40 +02:00
VE
[VE] Add missing BCR format
2020-10-29 23:30:49 +09:00
WebAssembly
[WebAssembly] fix paths in dwarfdump64.ll test
2020-10-30 17:36:13 -07:00
X86
[X86] Support Intel avxvnni
2020-10-31 12:39:51 +08:00