forked from OSchip/llvm-project
1282 lines
64 KiB
LLVM
1282 lines
64 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=riscv32 -mattr=+experimental-v -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck %s --check-prefixes=CHECK,RV32
|
|
; RUN: llc -mtriple=riscv64 -mattr=+experimental-v -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck %s --check-prefixes=CHECK,RV64
|
|
|
|
declare <vscale x 8 x i7> @llvm.vp.mul.nxv8i7(<vscale x 8 x i7>, <vscale x 8 x i7>, <vscale x 8 x i1>, i32)
|
|
|
|
define <vscale x 8 x i7> @vmul_vx_nxv8i7(<vscale x 8 x i7> %a, i7 signext %b, <vscale x 8 x i1> %mask, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv8i7:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 8 x i7> undef, i7 %b, i32 0
|
|
%vb = shufflevector <vscale x 8 x i7> %elt.head, <vscale x 8 x i7> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i7> @llvm.vp.mul.nxv8i7(<vscale x 8 x i7> %a, <vscale x 8 x i7> %vb, <vscale x 8 x i1> %mask, i32 %evl)
|
|
ret <vscale x 8 x i7> %v
|
|
}
|
|
|
|
declare <vscale x 1 x i8> @llvm.vp.mul.nxv1i8(<vscale x 1 x i8>, <vscale x 1 x i8>, <vscale x 1 x i1>, i32)
|
|
|
|
define <vscale x 1 x i8> @vmul_vv_nxv1i8(<vscale x 1 x i8> %va, <vscale x 1 x i8> %b, <vscale x 1 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv1i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, mf8, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 1 x i8> @llvm.vp.mul.nxv1i8(<vscale x 1 x i8> %va, <vscale x 1 x i8> %b, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i8> %v
|
|
}
|
|
|
|
define <vscale x 1 x i8> @vmul_vv_nxv1i8_unmasked(<vscale x 1 x i8> %va, <vscale x 1 x i8> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv1i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, mf8, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 1 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 1 x i1> %head, <vscale x 1 x i1> undef, <vscale x 1 x i32> zeroinitializer
|
|
%v = call <vscale x 1 x i8> @llvm.vp.mul.nxv1i8(<vscale x 1 x i8> %va, <vscale x 1 x i8> %b, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i8> %v
|
|
}
|
|
|
|
define <vscale x 1 x i8> @vmul_vx_nxv1i8(<vscale x 1 x i8> %va, i8 %b, <vscale x 1 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv1i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, mf8, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 1 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 1 x i8> %elt.head, <vscale x 1 x i8> undef, <vscale x 1 x i32> zeroinitializer
|
|
%v = call <vscale x 1 x i8> @llvm.vp.mul.nxv1i8(<vscale x 1 x i8> %va, <vscale x 1 x i8> %vb, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i8> %v
|
|
}
|
|
|
|
define <vscale x 1 x i8> @vmul_vx_nxv1i8_unmasked(<vscale x 1 x i8> %va, i8 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv1i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, mf8, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 1 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 1 x i8> %elt.head, <vscale x 1 x i8> undef, <vscale x 1 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 1 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 1 x i1> %head, <vscale x 1 x i1> undef, <vscale x 1 x i32> zeroinitializer
|
|
%v = call <vscale x 1 x i8> @llvm.vp.mul.nxv1i8(<vscale x 1 x i8> %va, <vscale x 1 x i8> %vb, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i8> %v
|
|
}
|
|
|
|
declare <vscale x 2 x i8> @llvm.vp.mul.nxv2i8(<vscale x 2 x i8>, <vscale x 2 x i8>, <vscale x 2 x i1>, i32)
|
|
|
|
define <vscale x 2 x i8> @vmul_vv_nxv2i8(<vscale x 2 x i8> %va, <vscale x 2 x i8> %b, <vscale x 2 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv2i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, mf4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 2 x i8> @llvm.vp.mul.nxv2i8(<vscale x 2 x i8> %va, <vscale x 2 x i8> %b, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i8> %v
|
|
}
|
|
|
|
define <vscale x 2 x i8> @vmul_vv_nxv2i8_unmasked(<vscale x 2 x i8> %va, <vscale x 2 x i8> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv2i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, mf4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 2 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 2 x i1> %head, <vscale x 2 x i1> undef, <vscale x 2 x i32> zeroinitializer
|
|
%v = call <vscale x 2 x i8> @llvm.vp.mul.nxv2i8(<vscale x 2 x i8> %va, <vscale x 2 x i8> %b, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i8> %v
|
|
}
|
|
|
|
define <vscale x 2 x i8> @vmul_vx_nxv2i8(<vscale x 2 x i8> %va, i8 %b, <vscale x 2 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv2i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, mf4, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 2 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 2 x i8> %elt.head, <vscale x 2 x i8> undef, <vscale x 2 x i32> zeroinitializer
|
|
%v = call <vscale x 2 x i8> @llvm.vp.mul.nxv2i8(<vscale x 2 x i8> %va, <vscale x 2 x i8> %vb, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i8> %v
|
|
}
|
|
|
|
define <vscale x 2 x i8> @vmul_vx_nxv2i8_unmasked(<vscale x 2 x i8> %va, i8 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv2i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, mf4, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 2 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 2 x i8> %elt.head, <vscale x 2 x i8> undef, <vscale x 2 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 2 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 2 x i1> %head, <vscale x 2 x i1> undef, <vscale x 2 x i32> zeroinitializer
|
|
%v = call <vscale x 2 x i8> @llvm.vp.mul.nxv2i8(<vscale x 2 x i8> %va, <vscale x 2 x i8> %vb, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i8> %v
|
|
}
|
|
|
|
declare <vscale x 4 x i8> @llvm.vp.mul.nxv4i8(<vscale x 4 x i8>, <vscale x 4 x i8>, <vscale x 4 x i1>, i32)
|
|
|
|
define <vscale x 4 x i8> @vmul_vv_nxv4i8(<vscale x 4 x i8> %va, <vscale x 4 x i8> %b, <vscale x 4 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv4i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, mf2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 4 x i8> @llvm.vp.mul.nxv4i8(<vscale x 4 x i8> %va, <vscale x 4 x i8> %b, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i8> %v
|
|
}
|
|
|
|
define <vscale x 4 x i8> @vmul_vv_nxv4i8_unmasked(<vscale x 4 x i8> %va, <vscale x 4 x i8> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv4i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, mf2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 4 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 4 x i1> %head, <vscale x 4 x i1> undef, <vscale x 4 x i32> zeroinitializer
|
|
%v = call <vscale x 4 x i8> @llvm.vp.mul.nxv4i8(<vscale x 4 x i8> %va, <vscale x 4 x i8> %b, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i8> %v
|
|
}
|
|
|
|
define <vscale x 4 x i8> @vmul_vx_nxv4i8(<vscale x 4 x i8> %va, i8 %b, <vscale x 4 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv4i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, mf2, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 4 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 4 x i8> %elt.head, <vscale x 4 x i8> undef, <vscale x 4 x i32> zeroinitializer
|
|
%v = call <vscale x 4 x i8> @llvm.vp.mul.nxv4i8(<vscale x 4 x i8> %va, <vscale x 4 x i8> %vb, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i8> %v
|
|
}
|
|
|
|
define <vscale x 4 x i8> @vmul_vx_nxv4i8_unmasked(<vscale x 4 x i8> %va, i8 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv4i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, mf2, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 4 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 4 x i8> %elt.head, <vscale x 4 x i8> undef, <vscale x 4 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 4 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 4 x i1> %head, <vscale x 4 x i1> undef, <vscale x 4 x i32> zeroinitializer
|
|
%v = call <vscale x 4 x i8> @llvm.vp.mul.nxv4i8(<vscale x 4 x i8> %va, <vscale x 4 x i8> %vb, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i8> %v
|
|
}
|
|
|
|
declare <vscale x 8 x i8> @llvm.vp.mul.nxv8i8(<vscale x 8 x i8>, <vscale x 8 x i8>, <vscale x 8 x i1>, i32)
|
|
|
|
define <vscale x 8 x i8> @vmul_vv_nxv8i8(<vscale x 8 x i8> %va, <vscale x 8 x i8> %b, <vscale x 8 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv8i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 8 x i8> @llvm.vp.mul.nxv8i8(<vscale x 8 x i8> %va, <vscale x 8 x i8> %b, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i8> %v
|
|
}
|
|
|
|
define <vscale x 8 x i8> @vmul_vv_nxv8i8_unmasked(<vscale x 8 x i8> %va, <vscale x 8 x i8> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv8i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 8 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 8 x i1> %head, <vscale x 8 x i1> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i8> @llvm.vp.mul.nxv8i8(<vscale x 8 x i8> %va, <vscale x 8 x i8> %b, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i8> %v
|
|
}
|
|
|
|
define <vscale x 8 x i8> @vmul_vx_nxv8i8(<vscale x 8 x i8> %va, i8 %b, <vscale x 8 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv8i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 8 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 8 x i8> %elt.head, <vscale x 8 x i8> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i8> @llvm.vp.mul.nxv8i8(<vscale x 8 x i8> %va, <vscale x 8 x i8> %vb, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i8> %v
|
|
}
|
|
|
|
define <vscale x 8 x i8> @vmul_vx_nxv8i8_unmasked(<vscale x 8 x i8> %va, i8 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv8i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 8 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 8 x i8> %elt.head, <vscale x 8 x i8> undef, <vscale x 8 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 8 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 8 x i1> %head, <vscale x 8 x i1> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i8> @llvm.vp.mul.nxv8i8(<vscale x 8 x i8> %va, <vscale x 8 x i8> %vb, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i8> %v
|
|
}
|
|
|
|
declare <vscale x 16 x i8> @llvm.vp.mul.nxv16i8(<vscale x 16 x i8>, <vscale x 16 x i8>, <vscale x 16 x i1>, i32)
|
|
|
|
define <vscale x 16 x i8> @vmul_vv_nxv16i8(<vscale x 16 x i8> %va, <vscale x 16 x i8> %b, <vscale x 16 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv16i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v10, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 16 x i8> @llvm.vp.mul.nxv16i8(<vscale x 16 x i8> %va, <vscale x 16 x i8> %b, <vscale x 16 x i1> %m, i32 %evl)
|
|
ret <vscale x 16 x i8> %v
|
|
}
|
|
|
|
define <vscale x 16 x i8> @vmul_vv_nxv16i8_unmasked(<vscale x 16 x i8> %va, <vscale x 16 x i8> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv16i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v10
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 16 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 16 x i1> %head, <vscale x 16 x i1> undef, <vscale x 16 x i32> zeroinitializer
|
|
%v = call <vscale x 16 x i8> @llvm.vp.mul.nxv16i8(<vscale x 16 x i8> %va, <vscale x 16 x i8> %b, <vscale x 16 x i1> %m, i32 %evl)
|
|
ret <vscale x 16 x i8> %v
|
|
}
|
|
|
|
define <vscale x 16 x i8> @vmul_vx_nxv16i8(<vscale x 16 x i8> %va, i8 %b, <vscale x 16 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv16i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 16 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 16 x i8> %elt.head, <vscale x 16 x i8> undef, <vscale x 16 x i32> zeroinitializer
|
|
%v = call <vscale x 16 x i8> @llvm.vp.mul.nxv16i8(<vscale x 16 x i8> %va, <vscale x 16 x i8> %vb, <vscale x 16 x i1> %m, i32 %evl)
|
|
ret <vscale x 16 x i8> %v
|
|
}
|
|
|
|
define <vscale x 16 x i8> @vmul_vx_nxv16i8_unmasked(<vscale x 16 x i8> %va, i8 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv16i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 16 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 16 x i8> %elt.head, <vscale x 16 x i8> undef, <vscale x 16 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 16 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 16 x i1> %head, <vscale x 16 x i1> undef, <vscale x 16 x i32> zeroinitializer
|
|
%v = call <vscale x 16 x i8> @llvm.vp.mul.nxv16i8(<vscale x 16 x i8> %va, <vscale x 16 x i8> %vb, <vscale x 16 x i1> %m, i32 %evl)
|
|
ret <vscale x 16 x i8> %v
|
|
}
|
|
|
|
declare <vscale x 32 x i8> @llvm.vp.mul.nxv32i8(<vscale x 32 x i8>, <vscale x 32 x i8>, <vscale x 32 x i1>, i32)
|
|
|
|
define <vscale x 32 x i8> @vmul_vv_nxv32i8(<vscale x 32 x i8> %va, <vscale x 32 x i8> %b, <vscale x 32 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv32i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v12, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 32 x i8> @llvm.vp.mul.nxv32i8(<vscale x 32 x i8> %va, <vscale x 32 x i8> %b, <vscale x 32 x i1> %m, i32 %evl)
|
|
ret <vscale x 32 x i8> %v
|
|
}
|
|
|
|
define <vscale x 32 x i8> @vmul_vv_nxv32i8_unmasked(<vscale x 32 x i8> %va, <vscale x 32 x i8> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv32i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v12
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 32 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 32 x i1> %head, <vscale x 32 x i1> undef, <vscale x 32 x i32> zeroinitializer
|
|
%v = call <vscale x 32 x i8> @llvm.vp.mul.nxv32i8(<vscale x 32 x i8> %va, <vscale x 32 x i8> %b, <vscale x 32 x i1> %m, i32 %evl)
|
|
ret <vscale x 32 x i8> %v
|
|
}
|
|
|
|
define <vscale x 32 x i8> @vmul_vx_nxv32i8(<vscale x 32 x i8> %va, i8 %b, <vscale x 32 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv32i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 32 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 32 x i8> %elt.head, <vscale x 32 x i8> undef, <vscale x 32 x i32> zeroinitializer
|
|
%v = call <vscale x 32 x i8> @llvm.vp.mul.nxv32i8(<vscale x 32 x i8> %va, <vscale x 32 x i8> %vb, <vscale x 32 x i1> %m, i32 %evl)
|
|
ret <vscale x 32 x i8> %v
|
|
}
|
|
|
|
define <vscale x 32 x i8> @vmul_vx_nxv32i8_unmasked(<vscale x 32 x i8> %va, i8 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv32i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 32 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 32 x i8> %elt.head, <vscale x 32 x i8> undef, <vscale x 32 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 32 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 32 x i1> %head, <vscale x 32 x i1> undef, <vscale x 32 x i32> zeroinitializer
|
|
%v = call <vscale x 32 x i8> @llvm.vp.mul.nxv32i8(<vscale x 32 x i8> %va, <vscale x 32 x i8> %vb, <vscale x 32 x i1> %m, i32 %evl)
|
|
ret <vscale x 32 x i8> %v
|
|
}
|
|
|
|
declare <vscale x 64 x i8> @llvm.vp.mul.nxv64i8(<vscale x 64 x i8>, <vscale x 64 x i8>, <vscale x 64 x i1>, i32)
|
|
|
|
define <vscale x 64 x i8> @vmul_vv_nxv64i8(<vscale x 64 x i8> %va, <vscale x 64 x i8> %b, <vscale x 64 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv64i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v16, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 64 x i8> @llvm.vp.mul.nxv64i8(<vscale x 64 x i8> %va, <vscale x 64 x i8> %b, <vscale x 64 x i1> %m, i32 %evl)
|
|
ret <vscale x 64 x i8> %v
|
|
}
|
|
|
|
define <vscale x 64 x i8> @vmul_vv_nxv64i8_unmasked(<vscale x 64 x i8> %va, <vscale x 64 x i8> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv64i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e8, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v16
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 64 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 64 x i1> %head, <vscale x 64 x i1> undef, <vscale x 64 x i32> zeroinitializer
|
|
%v = call <vscale x 64 x i8> @llvm.vp.mul.nxv64i8(<vscale x 64 x i8> %va, <vscale x 64 x i8> %b, <vscale x 64 x i1> %m, i32 %evl)
|
|
ret <vscale x 64 x i8> %v
|
|
}
|
|
|
|
define <vscale x 64 x i8> @vmul_vx_nxv64i8(<vscale x 64 x i8> %va, i8 %b, <vscale x 64 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv64i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 64 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 64 x i8> %elt.head, <vscale x 64 x i8> undef, <vscale x 64 x i32> zeroinitializer
|
|
%v = call <vscale x 64 x i8> @llvm.vp.mul.nxv64i8(<vscale x 64 x i8> %va, <vscale x 64 x i8> %vb, <vscale x 64 x i1> %m, i32 %evl)
|
|
ret <vscale x 64 x i8> %v
|
|
}
|
|
|
|
define <vscale x 64 x i8> @vmul_vx_nxv64i8_unmasked(<vscale x 64 x i8> %va, i8 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv64i8_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e8, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 64 x i8> undef, i8 %b, i32 0
|
|
%vb = shufflevector <vscale x 64 x i8> %elt.head, <vscale x 64 x i8> undef, <vscale x 64 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 64 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 64 x i1> %head, <vscale x 64 x i1> undef, <vscale x 64 x i32> zeroinitializer
|
|
%v = call <vscale x 64 x i8> @llvm.vp.mul.nxv64i8(<vscale x 64 x i8> %va, <vscale x 64 x i8> %vb, <vscale x 64 x i1> %m, i32 %evl)
|
|
ret <vscale x 64 x i8> %v
|
|
}
|
|
|
|
declare <vscale x 1 x i16> @llvm.vp.mul.nxv1i16(<vscale x 1 x i16>, <vscale x 1 x i16>, <vscale x 1 x i1>, i32)
|
|
|
|
define <vscale x 1 x i16> @vmul_vv_nxv1i16(<vscale x 1 x i16> %va, <vscale x 1 x i16> %b, <vscale x 1 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv1i16:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e16, mf4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 1 x i16> @llvm.vp.mul.nxv1i16(<vscale x 1 x i16> %va, <vscale x 1 x i16> %b, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i16> %v
|
|
}
|
|
|
|
define <vscale x 1 x i16> @vmul_vv_nxv1i16_unmasked(<vscale x 1 x i16> %va, <vscale x 1 x i16> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv1i16_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e16, mf4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 1 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 1 x i1> %head, <vscale x 1 x i1> undef, <vscale x 1 x i32> zeroinitializer
|
|
%v = call <vscale x 1 x i16> @llvm.vp.mul.nxv1i16(<vscale x 1 x i16> %va, <vscale x 1 x i16> %b, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i16> %v
|
|
}
|
|
|
|
define <vscale x 1 x i16> @vmul_vx_nxv1i16(<vscale x 1 x i16> %va, i16 %b, <vscale x 1 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv1i16:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, mf4, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 1 x i16> undef, i16 %b, i32 0
|
|
%vb = shufflevector <vscale x 1 x i16> %elt.head, <vscale x 1 x i16> undef, <vscale x 1 x i32> zeroinitializer
|
|
%v = call <vscale x 1 x i16> @llvm.vp.mul.nxv1i16(<vscale x 1 x i16> %va, <vscale x 1 x i16> %vb, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i16> %v
|
|
}
|
|
|
|
define <vscale x 1 x i16> @vmul_vx_nxv1i16_unmasked(<vscale x 1 x i16> %va, i16 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv1i16_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, mf4, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 1 x i16> undef, i16 %b, i32 0
|
|
%vb = shufflevector <vscale x 1 x i16> %elt.head, <vscale x 1 x i16> undef, <vscale x 1 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 1 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 1 x i1> %head, <vscale x 1 x i1> undef, <vscale x 1 x i32> zeroinitializer
|
|
%v = call <vscale x 1 x i16> @llvm.vp.mul.nxv1i16(<vscale x 1 x i16> %va, <vscale x 1 x i16> %vb, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i16> %v
|
|
}
|
|
|
|
declare <vscale x 2 x i16> @llvm.vp.mul.nxv2i16(<vscale x 2 x i16>, <vscale x 2 x i16>, <vscale x 2 x i1>, i32)
|
|
|
|
define <vscale x 2 x i16> @vmul_vv_nxv2i16(<vscale x 2 x i16> %va, <vscale x 2 x i16> %b, <vscale x 2 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv2i16:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e16, mf2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 2 x i16> @llvm.vp.mul.nxv2i16(<vscale x 2 x i16> %va, <vscale x 2 x i16> %b, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i16> %v
|
|
}
|
|
|
|
define <vscale x 2 x i16> @vmul_vv_nxv2i16_unmasked(<vscale x 2 x i16> %va, <vscale x 2 x i16> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv2i16_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e16, mf2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 2 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 2 x i1> %head, <vscale x 2 x i1> undef, <vscale x 2 x i32> zeroinitializer
|
|
%v = call <vscale x 2 x i16> @llvm.vp.mul.nxv2i16(<vscale x 2 x i16> %va, <vscale x 2 x i16> %b, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i16> %v
|
|
}
|
|
|
|
define <vscale x 2 x i16> @vmul_vx_nxv2i16(<vscale x 2 x i16> %va, i16 %b, <vscale x 2 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv2i16:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, mf2, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 2 x i16> undef, i16 %b, i32 0
|
|
%vb = shufflevector <vscale x 2 x i16> %elt.head, <vscale x 2 x i16> undef, <vscale x 2 x i32> zeroinitializer
|
|
%v = call <vscale x 2 x i16> @llvm.vp.mul.nxv2i16(<vscale x 2 x i16> %va, <vscale x 2 x i16> %vb, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i16> %v
|
|
}
|
|
|
|
define <vscale x 2 x i16> @vmul_vx_nxv2i16_unmasked(<vscale x 2 x i16> %va, i16 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv2i16_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, mf2, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 2 x i16> undef, i16 %b, i32 0
|
|
%vb = shufflevector <vscale x 2 x i16> %elt.head, <vscale x 2 x i16> undef, <vscale x 2 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 2 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 2 x i1> %head, <vscale x 2 x i1> undef, <vscale x 2 x i32> zeroinitializer
|
|
%v = call <vscale x 2 x i16> @llvm.vp.mul.nxv2i16(<vscale x 2 x i16> %va, <vscale x 2 x i16> %vb, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i16> %v
|
|
}
|
|
|
|
declare <vscale x 4 x i16> @llvm.vp.mul.nxv4i16(<vscale x 4 x i16>, <vscale x 4 x i16>, <vscale x 4 x i1>, i32)
|
|
|
|
define <vscale x 4 x i16> @vmul_vv_nxv4i16(<vscale x 4 x i16> %va, <vscale x 4 x i16> %b, <vscale x 4 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv4i16:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e16, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 4 x i16> @llvm.vp.mul.nxv4i16(<vscale x 4 x i16> %va, <vscale x 4 x i16> %b, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i16> %v
|
|
}
|
|
|
|
define <vscale x 4 x i16> @vmul_vv_nxv4i16_unmasked(<vscale x 4 x i16> %va, <vscale x 4 x i16> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv4i16_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e16, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 4 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 4 x i1> %head, <vscale x 4 x i1> undef, <vscale x 4 x i32> zeroinitializer
|
|
%v = call <vscale x 4 x i16> @llvm.vp.mul.nxv4i16(<vscale x 4 x i16> %va, <vscale x 4 x i16> %b, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i16> %v
|
|
}
|
|
|
|
define <vscale x 4 x i16> @vmul_vx_nxv4i16(<vscale x 4 x i16> %va, i16 %b, <vscale x 4 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv4i16:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 4 x i16> undef, i16 %b, i32 0
|
|
%vb = shufflevector <vscale x 4 x i16> %elt.head, <vscale x 4 x i16> undef, <vscale x 4 x i32> zeroinitializer
|
|
%v = call <vscale x 4 x i16> @llvm.vp.mul.nxv4i16(<vscale x 4 x i16> %va, <vscale x 4 x i16> %vb, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i16> %v
|
|
}
|
|
|
|
define <vscale x 4 x i16> @vmul_vx_nxv4i16_unmasked(<vscale x 4 x i16> %va, i16 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv4i16_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 4 x i16> undef, i16 %b, i32 0
|
|
%vb = shufflevector <vscale x 4 x i16> %elt.head, <vscale x 4 x i16> undef, <vscale x 4 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 4 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 4 x i1> %head, <vscale x 4 x i1> undef, <vscale x 4 x i32> zeroinitializer
|
|
%v = call <vscale x 4 x i16> @llvm.vp.mul.nxv4i16(<vscale x 4 x i16> %va, <vscale x 4 x i16> %vb, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i16> %v
|
|
}
|
|
|
|
declare <vscale x 8 x i16> @llvm.vp.mul.nxv8i16(<vscale x 8 x i16>, <vscale x 8 x i16>, <vscale x 8 x i1>, i32)
|
|
|
|
define <vscale x 8 x i16> @vmul_vv_nxv8i16(<vscale x 8 x i16> %va, <vscale x 8 x i16> %b, <vscale x 8 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv8i16:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e16, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v10, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 8 x i16> @llvm.vp.mul.nxv8i16(<vscale x 8 x i16> %va, <vscale x 8 x i16> %b, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i16> %v
|
|
}
|
|
|
|
define <vscale x 8 x i16> @vmul_vv_nxv8i16_unmasked(<vscale x 8 x i16> %va, <vscale x 8 x i16> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv8i16_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e16, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v10
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 8 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 8 x i1> %head, <vscale x 8 x i1> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i16> @llvm.vp.mul.nxv8i16(<vscale x 8 x i16> %va, <vscale x 8 x i16> %b, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i16> %v
|
|
}
|
|
|
|
define <vscale x 8 x i16> @vmul_vx_nxv8i16(<vscale x 8 x i16> %va, i16 %b, <vscale x 8 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv8i16:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 8 x i16> undef, i16 %b, i32 0
|
|
%vb = shufflevector <vscale x 8 x i16> %elt.head, <vscale x 8 x i16> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i16> @llvm.vp.mul.nxv8i16(<vscale x 8 x i16> %va, <vscale x 8 x i16> %vb, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i16> %v
|
|
}
|
|
|
|
define <vscale x 8 x i16> @vmul_vx_nxv8i16_unmasked(<vscale x 8 x i16> %va, i16 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv8i16_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 8 x i16> undef, i16 %b, i32 0
|
|
%vb = shufflevector <vscale x 8 x i16> %elt.head, <vscale x 8 x i16> undef, <vscale x 8 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 8 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 8 x i1> %head, <vscale x 8 x i1> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i16> @llvm.vp.mul.nxv8i16(<vscale x 8 x i16> %va, <vscale x 8 x i16> %vb, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i16> %v
|
|
}
|
|
|
|
declare <vscale x 16 x i16> @llvm.vp.mul.nxv16i16(<vscale x 16 x i16>, <vscale x 16 x i16>, <vscale x 16 x i1>, i32)
|
|
|
|
define <vscale x 16 x i16> @vmul_vv_nxv16i16(<vscale x 16 x i16> %va, <vscale x 16 x i16> %b, <vscale x 16 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv16i16:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e16, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v12, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 16 x i16> @llvm.vp.mul.nxv16i16(<vscale x 16 x i16> %va, <vscale x 16 x i16> %b, <vscale x 16 x i1> %m, i32 %evl)
|
|
ret <vscale x 16 x i16> %v
|
|
}
|
|
|
|
define <vscale x 16 x i16> @vmul_vv_nxv16i16_unmasked(<vscale x 16 x i16> %va, <vscale x 16 x i16> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv16i16_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e16, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v12
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 16 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 16 x i1> %head, <vscale x 16 x i1> undef, <vscale x 16 x i32> zeroinitializer
|
|
%v = call <vscale x 16 x i16> @llvm.vp.mul.nxv16i16(<vscale x 16 x i16> %va, <vscale x 16 x i16> %b, <vscale x 16 x i1> %m, i32 %evl)
|
|
ret <vscale x 16 x i16> %v
|
|
}
|
|
|
|
define <vscale x 16 x i16> @vmul_vx_nxv16i16(<vscale x 16 x i16> %va, i16 %b, <vscale x 16 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv16i16:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 16 x i16> undef, i16 %b, i32 0
|
|
%vb = shufflevector <vscale x 16 x i16> %elt.head, <vscale x 16 x i16> undef, <vscale x 16 x i32> zeroinitializer
|
|
%v = call <vscale x 16 x i16> @llvm.vp.mul.nxv16i16(<vscale x 16 x i16> %va, <vscale x 16 x i16> %vb, <vscale x 16 x i1> %m, i32 %evl)
|
|
ret <vscale x 16 x i16> %v
|
|
}
|
|
|
|
define <vscale x 16 x i16> @vmul_vx_nxv16i16_unmasked(<vscale x 16 x i16> %va, i16 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv16i16_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 16 x i16> undef, i16 %b, i32 0
|
|
%vb = shufflevector <vscale x 16 x i16> %elt.head, <vscale x 16 x i16> undef, <vscale x 16 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 16 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 16 x i1> %head, <vscale x 16 x i1> undef, <vscale x 16 x i32> zeroinitializer
|
|
%v = call <vscale x 16 x i16> @llvm.vp.mul.nxv16i16(<vscale x 16 x i16> %va, <vscale x 16 x i16> %vb, <vscale x 16 x i1> %m, i32 %evl)
|
|
ret <vscale x 16 x i16> %v
|
|
}
|
|
|
|
declare <vscale x 32 x i16> @llvm.vp.mul.nxv32i16(<vscale x 32 x i16>, <vscale x 32 x i16>, <vscale x 32 x i1>, i32)
|
|
|
|
define <vscale x 32 x i16> @vmul_vv_nxv32i16(<vscale x 32 x i16> %va, <vscale x 32 x i16> %b, <vscale x 32 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv32i16:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e16, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v16, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 32 x i16> @llvm.vp.mul.nxv32i16(<vscale x 32 x i16> %va, <vscale x 32 x i16> %b, <vscale x 32 x i1> %m, i32 %evl)
|
|
ret <vscale x 32 x i16> %v
|
|
}
|
|
|
|
define <vscale x 32 x i16> @vmul_vv_nxv32i16_unmasked(<vscale x 32 x i16> %va, <vscale x 32 x i16> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv32i16_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e16, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v16
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 32 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 32 x i1> %head, <vscale x 32 x i1> undef, <vscale x 32 x i32> zeroinitializer
|
|
%v = call <vscale x 32 x i16> @llvm.vp.mul.nxv32i16(<vscale x 32 x i16> %va, <vscale x 32 x i16> %b, <vscale x 32 x i1> %m, i32 %evl)
|
|
ret <vscale x 32 x i16> %v
|
|
}
|
|
|
|
define <vscale x 32 x i16> @vmul_vx_nxv32i16(<vscale x 32 x i16> %va, i16 %b, <vscale x 32 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv32i16:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 32 x i16> undef, i16 %b, i32 0
|
|
%vb = shufflevector <vscale x 32 x i16> %elt.head, <vscale x 32 x i16> undef, <vscale x 32 x i32> zeroinitializer
|
|
%v = call <vscale x 32 x i16> @llvm.vp.mul.nxv32i16(<vscale x 32 x i16> %va, <vscale x 32 x i16> %vb, <vscale x 32 x i1> %m, i32 %evl)
|
|
ret <vscale x 32 x i16> %v
|
|
}
|
|
|
|
define <vscale x 32 x i16> @vmul_vx_nxv32i16_unmasked(<vscale x 32 x i16> %va, i16 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv32i16_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e16, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 32 x i16> undef, i16 %b, i32 0
|
|
%vb = shufflevector <vscale x 32 x i16> %elt.head, <vscale x 32 x i16> undef, <vscale x 32 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 32 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 32 x i1> %head, <vscale x 32 x i1> undef, <vscale x 32 x i32> zeroinitializer
|
|
%v = call <vscale x 32 x i16> @llvm.vp.mul.nxv32i16(<vscale x 32 x i16> %va, <vscale x 32 x i16> %vb, <vscale x 32 x i1> %m, i32 %evl)
|
|
ret <vscale x 32 x i16> %v
|
|
}
|
|
|
|
declare <vscale x 1 x i32> @llvm.vp.mul.nxv1i32(<vscale x 1 x i32>, <vscale x 1 x i32>, <vscale x 1 x i1>, i32)
|
|
|
|
define <vscale x 1 x i32> @vmul_vv_nxv1i32(<vscale x 1 x i32> %va, <vscale x 1 x i32> %b, <vscale x 1 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv1i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e32, mf2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 1 x i32> @llvm.vp.mul.nxv1i32(<vscale x 1 x i32> %va, <vscale x 1 x i32> %b, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i32> %v
|
|
}
|
|
|
|
define <vscale x 1 x i32> @vmul_vv_nxv1i32_unmasked(<vscale x 1 x i32> %va, <vscale x 1 x i32> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv1i32_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e32, mf2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 1 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 1 x i1> %head, <vscale x 1 x i1> undef, <vscale x 1 x i32> zeroinitializer
|
|
%v = call <vscale x 1 x i32> @llvm.vp.mul.nxv1i32(<vscale x 1 x i32> %va, <vscale x 1 x i32> %b, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i32> %v
|
|
}
|
|
|
|
define <vscale x 1 x i32> @vmul_vx_nxv1i32(<vscale x 1 x i32> %va, i32 %b, <vscale x 1 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv1i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, mf2, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 1 x i32> undef, i32 %b, i32 0
|
|
%vb = shufflevector <vscale x 1 x i32> %elt.head, <vscale x 1 x i32> undef, <vscale x 1 x i32> zeroinitializer
|
|
%v = call <vscale x 1 x i32> @llvm.vp.mul.nxv1i32(<vscale x 1 x i32> %va, <vscale x 1 x i32> %vb, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i32> %v
|
|
}
|
|
|
|
define <vscale x 1 x i32> @vmul_vx_nxv1i32_unmasked(<vscale x 1 x i32> %va, i32 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv1i32_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, mf2, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 1 x i32> undef, i32 %b, i32 0
|
|
%vb = shufflevector <vscale x 1 x i32> %elt.head, <vscale x 1 x i32> undef, <vscale x 1 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 1 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 1 x i1> %head, <vscale x 1 x i1> undef, <vscale x 1 x i32> zeroinitializer
|
|
%v = call <vscale x 1 x i32> @llvm.vp.mul.nxv1i32(<vscale x 1 x i32> %va, <vscale x 1 x i32> %vb, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i32> %v
|
|
}
|
|
|
|
declare <vscale x 2 x i32> @llvm.vp.mul.nxv2i32(<vscale x 2 x i32>, <vscale x 2 x i32>, <vscale x 2 x i1>, i32)
|
|
|
|
define <vscale x 2 x i32> @vmul_vv_nxv2i32(<vscale x 2 x i32> %va, <vscale x 2 x i32> %b, <vscale x 2 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv2i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e32, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 2 x i32> @llvm.vp.mul.nxv2i32(<vscale x 2 x i32> %va, <vscale x 2 x i32> %b, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i32> %v
|
|
}
|
|
|
|
define <vscale x 2 x i32> @vmul_vv_nxv2i32_unmasked(<vscale x 2 x i32> %va, <vscale x 2 x i32> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv2i32_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e32, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 2 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 2 x i1> %head, <vscale x 2 x i1> undef, <vscale x 2 x i32> zeroinitializer
|
|
%v = call <vscale x 2 x i32> @llvm.vp.mul.nxv2i32(<vscale x 2 x i32> %va, <vscale x 2 x i32> %b, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i32> %v
|
|
}
|
|
|
|
define <vscale x 2 x i32> @vmul_vx_nxv2i32(<vscale x 2 x i32> %va, i32 %b, <vscale x 2 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv2i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 2 x i32> undef, i32 %b, i32 0
|
|
%vb = shufflevector <vscale x 2 x i32> %elt.head, <vscale x 2 x i32> undef, <vscale x 2 x i32> zeroinitializer
|
|
%v = call <vscale x 2 x i32> @llvm.vp.mul.nxv2i32(<vscale x 2 x i32> %va, <vscale x 2 x i32> %vb, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i32> %v
|
|
}
|
|
|
|
define <vscale x 2 x i32> @vmul_vx_nxv2i32_unmasked(<vscale x 2 x i32> %va, i32 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv2i32_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 2 x i32> undef, i32 %b, i32 0
|
|
%vb = shufflevector <vscale x 2 x i32> %elt.head, <vscale x 2 x i32> undef, <vscale x 2 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 2 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 2 x i1> %head, <vscale x 2 x i1> undef, <vscale x 2 x i32> zeroinitializer
|
|
%v = call <vscale x 2 x i32> @llvm.vp.mul.nxv2i32(<vscale x 2 x i32> %va, <vscale x 2 x i32> %vb, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i32> %v
|
|
}
|
|
|
|
declare <vscale x 4 x i32> @llvm.vp.mul.nxv4i32(<vscale x 4 x i32>, <vscale x 4 x i32>, <vscale x 4 x i1>, i32)
|
|
|
|
define <vscale x 4 x i32> @vmul_vv_nxv4i32(<vscale x 4 x i32> %va, <vscale x 4 x i32> %b, <vscale x 4 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv4i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e32, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v10, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 4 x i32> @llvm.vp.mul.nxv4i32(<vscale x 4 x i32> %va, <vscale x 4 x i32> %b, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i32> %v
|
|
}
|
|
|
|
define <vscale x 4 x i32> @vmul_vv_nxv4i32_unmasked(<vscale x 4 x i32> %va, <vscale x 4 x i32> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv4i32_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e32, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v10
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 4 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 4 x i1> %head, <vscale x 4 x i1> undef, <vscale x 4 x i32> zeroinitializer
|
|
%v = call <vscale x 4 x i32> @llvm.vp.mul.nxv4i32(<vscale x 4 x i32> %va, <vscale x 4 x i32> %b, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i32> %v
|
|
}
|
|
|
|
define <vscale x 4 x i32> @vmul_vx_nxv4i32(<vscale x 4 x i32> %va, i32 %b, <vscale x 4 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv4i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 4 x i32> undef, i32 %b, i32 0
|
|
%vb = shufflevector <vscale x 4 x i32> %elt.head, <vscale x 4 x i32> undef, <vscale x 4 x i32> zeroinitializer
|
|
%v = call <vscale x 4 x i32> @llvm.vp.mul.nxv4i32(<vscale x 4 x i32> %va, <vscale x 4 x i32> %vb, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i32> %v
|
|
}
|
|
|
|
define <vscale x 4 x i32> @vmul_vx_nxv4i32_unmasked(<vscale x 4 x i32> %va, i32 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv4i32_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 4 x i32> undef, i32 %b, i32 0
|
|
%vb = shufflevector <vscale x 4 x i32> %elt.head, <vscale x 4 x i32> undef, <vscale x 4 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 4 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 4 x i1> %head, <vscale x 4 x i1> undef, <vscale x 4 x i32> zeroinitializer
|
|
%v = call <vscale x 4 x i32> @llvm.vp.mul.nxv4i32(<vscale x 4 x i32> %va, <vscale x 4 x i32> %vb, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i32> %v
|
|
}
|
|
|
|
declare <vscale x 7 x i32> @llvm.vp.mul.nxv7i32(<vscale x 7 x i32>, <vscale x 7 x i32>, <vscale x 7 x i1>, i32)
|
|
|
|
define <vscale x 7 x i32> @vmul_vv_nxv7i32(<vscale x 7 x i32> %va, <vscale x 7 x i32> %b, <vscale x 7 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv7i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e32, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v12, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 7 x i32> @llvm.vp.mul.nxv7i32(<vscale x 7 x i32> %va, <vscale x 7 x i32> %b, <vscale x 7 x i1> %m, i32 %evl)
|
|
ret <vscale x 7 x i32> %v
|
|
}
|
|
|
|
define <vscale x 7 x i32> @vmul_vv_nxv7i32_unmasked(<vscale x 7 x i32> %va, <vscale x 7 x i32> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv7i32_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e32, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v12
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 7 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 7 x i1> %head, <vscale x 7 x i1> undef, <vscale x 7 x i32> zeroinitializer
|
|
%v = call <vscale x 7 x i32> @llvm.vp.mul.nxv7i32(<vscale x 7 x i32> %va, <vscale x 7 x i32> %b, <vscale x 7 x i1> %m, i32 %evl)
|
|
ret <vscale x 7 x i32> %v
|
|
}
|
|
|
|
define <vscale x 7 x i32> @vmul_vx_nxv7i32(<vscale x 7 x i32> %va, i32 %b, <vscale x 7 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv7i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 7 x i32> undef, i32 %b, i32 0
|
|
%vb = shufflevector <vscale x 7 x i32> %elt.head, <vscale x 7 x i32> undef, <vscale x 7 x i32> zeroinitializer
|
|
%v = call <vscale x 7 x i32> @llvm.vp.mul.nxv7i32(<vscale x 7 x i32> %va, <vscale x 7 x i32> %vb, <vscale x 7 x i1> %m, i32 %evl)
|
|
ret <vscale x 7 x i32> %v
|
|
}
|
|
|
|
define <vscale x 7 x i32> @vmul_vx_nxv7i32_unmasked(<vscale x 7 x i32> %va, i32 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv7i32_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 7 x i32> undef, i32 %b, i32 0
|
|
%vb = shufflevector <vscale x 7 x i32> %elt.head, <vscale x 7 x i32> undef, <vscale x 7 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 7 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 7 x i1> %head, <vscale x 7 x i1> undef, <vscale x 7 x i32> zeroinitializer
|
|
%v = call <vscale x 7 x i32> @llvm.vp.mul.nxv7i32(<vscale x 7 x i32> %va, <vscale x 7 x i32> %vb, <vscale x 7 x i1> %m, i32 %evl)
|
|
ret <vscale x 7 x i32> %v
|
|
}
|
|
|
|
declare <vscale x 8 x i32> @llvm.vp.mul.nxv8i32(<vscale x 8 x i32>, <vscale x 8 x i32>, <vscale x 8 x i1>, i32)
|
|
|
|
define <vscale x 8 x i32> @vmul_vv_nxv8i32(<vscale x 8 x i32> %va, <vscale x 8 x i32> %b, <vscale x 8 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv8i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e32, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v12, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 8 x i32> @llvm.vp.mul.nxv8i32(<vscale x 8 x i32> %va, <vscale x 8 x i32> %b, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i32> %v
|
|
}
|
|
|
|
define <vscale x 8 x i32> @vmul_vv_nxv8i32_unmasked(<vscale x 8 x i32> %va, <vscale x 8 x i32> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv8i32_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e32, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v12
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 8 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 8 x i1> %head, <vscale x 8 x i1> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i32> @llvm.vp.mul.nxv8i32(<vscale x 8 x i32> %va, <vscale x 8 x i32> %b, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i32> %v
|
|
}
|
|
|
|
define <vscale x 8 x i32> @vmul_vx_nxv8i32(<vscale x 8 x i32> %va, i32 %b, <vscale x 8 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv8i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 8 x i32> undef, i32 %b, i32 0
|
|
%vb = shufflevector <vscale x 8 x i32> %elt.head, <vscale x 8 x i32> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i32> @llvm.vp.mul.nxv8i32(<vscale x 8 x i32> %va, <vscale x 8 x i32> %vb, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i32> %v
|
|
}
|
|
|
|
define <vscale x 8 x i32> @vmul_vx_nxv8i32_unmasked(<vscale x 8 x i32> %va, i32 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv8i32_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 8 x i32> undef, i32 %b, i32 0
|
|
%vb = shufflevector <vscale x 8 x i32> %elt.head, <vscale x 8 x i32> undef, <vscale x 8 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 8 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 8 x i1> %head, <vscale x 8 x i1> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i32> @llvm.vp.mul.nxv8i32(<vscale x 8 x i32> %va, <vscale x 8 x i32> %vb, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i32> %v
|
|
}
|
|
|
|
declare <vscale x 16 x i32> @llvm.vp.mul.nxv16i32(<vscale x 16 x i32>, <vscale x 16 x i32>, <vscale x 16 x i1>, i32)
|
|
|
|
define <vscale x 16 x i32> @vmul_vv_nxv16i32(<vscale x 16 x i32> %va, <vscale x 16 x i32> %b, <vscale x 16 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv16i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e32, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v16, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 16 x i32> @llvm.vp.mul.nxv16i32(<vscale x 16 x i32> %va, <vscale x 16 x i32> %b, <vscale x 16 x i1> %m, i32 %evl)
|
|
ret <vscale x 16 x i32> %v
|
|
}
|
|
|
|
define <vscale x 16 x i32> @vmul_vv_nxv16i32_unmasked(<vscale x 16 x i32> %va, <vscale x 16 x i32> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv16i32_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e32, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v16
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 16 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 16 x i1> %head, <vscale x 16 x i1> undef, <vscale x 16 x i32> zeroinitializer
|
|
%v = call <vscale x 16 x i32> @llvm.vp.mul.nxv16i32(<vscale x 16 x i32> %va, <vscale x 16 x i32> %b, <vscale x 16 x i1> %m, i32 %evl)
|
|
ret <vscale x 16 x i32> %v
|
|
}
|
|
|
|
define <vscale x 16 x i32> @vmul_vx_nxv16i32(<vscale x 16 x i32> %va, i32 %b, <vscale x 16 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv16i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 16 x i32> undef, i32 %b, i32 0
|
|
%vb = shufflevector <vscale x 16 x i32> %elt.head, <vscale x 16 x i32> undef, <vscale x 16 x i32> zeroinitializer
|
|
%v = call <vscale x 16 x i32> @llvm.vp.mul.nxv16i32(<vscale x 16 x i32> %va, <vscale x 16 x i32> %vb, <vscale x 16 x i1> %m, i32 %evl)
|
|
ret <vscale x 16 x i32> %v
|
|
}
|
|
|
|
define <vscale x 16 x i32> @vmul_vx_nxv16i32_unmasked(<vscale x 16 x i32> %va, i32 %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vx_nxv16i32_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a1, e32, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vx v8, v8, a0
|
|
; CHECK-NEXT: ret
|
|
%elt.head = insertelement <vscale x 16 x i32> undef, i32 %b, i32 0
|
|
%vb = shufflevector <vscale x 16 x i32> %elt.head, <vscale x 16 x i32> undef, <vscale x 16 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 16 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 16 x i1> %head, <vscale x 16 x i1> undef, <vscale x 16 x i32> zeroinitializer
|
|
%v = call <vscale x 16 x i32> @llvm.vp.mul.nxv16i32(<vscale x 16 x i32> %va, <vscale x 16 x i32> %vb, <vscale x 16 x i1> %m, i32 %evl)
|
|
ret <vscale x 16 x i32> %v
|
|
}
|
|
|
|
declare <vscale x 1 x i64> @llvm.vp.mul.nxv1i64(<vscale x 1 x i64>, <vscale x 1 x i64>, <vscale x 1 x i1>, i32)
|
|
|
|
define <vscale x 1 x i64> @vmul_vv_nxv1i64(<vscale x 1 x i64> %va, <vscale x 1 x i64> %b, <vscale x 1 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv1i64:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e64, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 1 x i64> @llvm.vp.mul.nxv1i64(<vscale x 1 x i64> %va, <vscale x 1 x i64> %b, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i64> %v
|
|
}
|
|
|
|
define <vscale x 1 x i64> @vmul_vv_nxv1i64_unmasked(<vscale x 1 x i64> %va, <vscale x 1 x i64> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv1i64_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e64, m1, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v9
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 1 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 1 x i1> %head, <vscale x 1 x i1> undef, <vscale x 1 x i32> zeroinitializer
|
|
%v = call <vscale x 1 x i64> @llvm.vp.mul.nxv1i64(<vscale x 1 x i64> %va, <vscale x 1 x i64> %b, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i64> %v
|
|
}
|
|
|
|
define <vscale x 1 x i64> @vmul_vx_nxv1i64(<vscale x 1 x i64> %va, i64 %b, <vscale x 1 x i1> %m, i32 zeroext %evl) {
|
|
; RV32-LABEL: vmul_vx_nxv1i64:
|
|
; RV32: # %bb.0:
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: .cfi_def_cfa_offset 16
|
|
; RV32-NEXT: sw a1, 12(sp)
|
|
; RV32-NEXT: sw a0, 8(sp)
|
|
; RV32-NEXT: vsetvli a0, zero, e64, m1, ta, mu
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v25, (a0), zero
|
|
; RV32-NEXT: vsetvli zero, a2, e64, m1, ta, mu
|
|
; RV32-NEXT: vmul.vv v8, v8, v25, v0.t
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: vmul_vx_nxv1i64:
|
|
; RV64: # %bb.0:
|
|
; RV64-NEXT: vsetvli zero, a1, e64, m1, ta, mu
|
|
; RV64-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; RV64-NEXT: ret
|
|
%elt.head = insertelement <vscale x 1 x i64> undef, i64 %b, i32 0
|
|
%vb = shufflevector <vscale x 1 x i64> %elt.head, <vscale x 1 x i64> undef, <vscale x 1 x i32> zeroinitializer
|
|
%v = call <vscale x 1 x i64> @llvm.vp.mul.nxv1i64(<vscale x 1 x i64> %va, <vscale x 1 x i64> %vb, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i64> %v
|
|
}
|
|
|
|
define <vscale x 1 x i64> @vmul_vx_nxv1i64_unmasked(<vscale x 1 x i64> %va, i64 %b, i32 zeroext %evl) {
|
|
; RV32-LABEL: vmul_vx_nxv1i64_unmasked:
|
|
; RV32: # %bb.0:
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: .cfi_def_cfa_offset 16
|
|
; RV32-NEXT: sw a1, 12(sp)
|
|
; RV32-NEXT: sw a0, 8(sp)
|
|
; RV32-NEXT: vsetvli a0, zero, e64, m1, ta, mu
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v25, (a0), zero
|
|
; RV32-NEXT: vsetvli zero, a2, e64, m1, ta, mu
|
|
; RV32-NEXT: vmul.vv v8, v8, v25
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: vmul_vx_nxv1i64_unmasked:
|
|
; RV64: # %bb.0:
|
|
; RV64-NEXT: vsetvli zero, a1, e64, m1, ta, mu
|
|
; RV64-NEXT: vmul.vx v8, v8, a0
|
|
; RV64-NEXT: ret
|
|
%elt.head = insertelement <vscale x 1 x i64> undef, i64 %b, i32 0
|
|
%vb = shufflevector <vscale x 1 x i64> %elt.head, <vscale x 1 x i64> undef, <vscale x 1 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 1 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 1 x i1> %head, <vscale x 1 x i1> undef, <vscale x 1 x i32> zeroinitializer
|
|
%v = call <vscale x 1 x i64> @llvm.vp.mul.nxv1i64(<vscale x 1 x i64> %va, <vscale x 1 x i64> %vb, <vscale x 1 x i1> %m, i32 %evl)
|
|
ret <vscale x 1 x i64> %v
|
|
}
|
|
|
|
declare <vscale x 2 x i64> @llvm.vp.mul.nxv2i64(<vscale x 2 x i64>, <vscale x 2 x i64>, <vscale x 2 x i1>, i32)
|
|
|
|
define <vscale x 2 x i64> @vmul_vv_nxv2i64(<vscale x 2 x i64> %va, <vscale x 2 x i64> %b, <vscale x 2 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv2i64:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e64, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v10, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 2 x i64> @llvm.vp.mul.nxv2i64(<vscale x 2 x i64> %va, <vscale x 2 x i64> %b, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i64> %v
|
|
}
|
|
|
|
define <vscale x 2 x i64> @vmul_vv_nxv2i64_unmasked(<vscale x 2 x i64> %va, <vscale x 2 x i64> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv2i64_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e64, m2, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v10
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 2 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 2 x i1> %head, <vscale x 2 x i1> undef, <vscale x 2 x i32> zeroinitializer
|
|
%v = call <vscale x 2 x i64> @llvm.vp.mul.nxv2i64(<vscale x 2 x i64> %va, <vscale x 2 x i64> %b, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i64> %v
|
|
}
|
|
|
|
define <vscale x 2 x i64> @vmul_vx_nxv2i64(<vscale x 2 x i64> %va, i64 %b, <vscale x 2 x i1> %m, i32 zeroext %evl) {
|
|
; RV32-LABEL: vmul_vx_nxv2i64:
|
|
; RV32: # %bb.0:
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: .cfi_def_cfa_offset 16
|
|
; RV32-NEXT: sw a1, 12(sp)
|
|
; RV32-NEXT: sw a0, 8(sp)
|
|
; RV32-NEXT: vsetvli a0, zero, e64, m2, ta, mu
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v26, (a0), zero
|
|
; RV32-NEXT: vsetvli zero, a2, e64, m2, ta, mu
|
|
; RV32-NEXT: vmul.vv v8, v8, v26, v0.t
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: vmul_vx_nxv2i64:
|
|
; RV64: # %bb.0:
|
|
; RV64-NEXT: vsetvli zero, a1, e64, m2, ta, mu
|
|
; RV64-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; RV64-NEXT: ret
|
|
%elt.head = insertelement <vscale x 2 x i64> undef, i64 %b, i32 0
|
|
%vb = shufflevector <vscale x 2 x i64> %elt.head, <vscale x 2 x i64> undef, <vscale x 2 x i32> zeroinitializer
|
|
%v = call <vscale x 2 x i64> @llvm.vp.mul.nxv2i64(<vscale x 2 x i64> %va, <vscale x 2 x i64> %vb, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i64> %v
|
|
}
|
|
|
|
define <vscale x 2 x i64> @vmul_vx_nxv2i64_unmasked(<vscale x 2 x i64> %va, i64 %b, i32 zeroext %evl) {
|
|
; RV32-LABEL: vmul_vx_nxv2i64_unmasked:
|
|
; RV32: # %bb.0:
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: .cfi_def_cfa_offset 16
|
|
; RV32-NEXT: sw a1, 12(sp)
|
|
; RV32-NEXT: sw a0, 8(sp)
|
|
; RV32-NEXT: vsetvli a0, zero, e64, m2, ta, mu
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v26, (a0), zero
|
|
; RV32-NEXT: vsetvli zero, a2, e64, m2, ta, mu
|
|
; RV32-NEXT: vmul.vv v8, v8, v26
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: vmul_vx_nxv2i64_unmasked:
|
|
; RV64: # %bb.0:
|
|
; RV64-NEXT: vsetvli zero, a1, e64, m2, ta, mu
|
|
; RV64-NEXT: vmul.vx v8, v8, a0
|
|
; RV64-NEXT: ret
|
|
%elt.head = insertelement <vscale x 2 x i64> undef, i64 %b, i32 0
|
|
%vb = shufflevector <vscale x 2 x i64> %elt.head, <vscale x 2 x i64> undef, <vscale x 2 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 2 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 2 x i1> %head, <vscale x 2 x i1> undef, <vscale x 2 x i32> zeroinitializer
|
|
%v = call <vscale x 2 x i64> @llvm.vp.mul.nxv2i64(<vscale x 2 x i64> %va, <vscale x 2 x i64> %vb, <vscale x 2 x i1> %m, i32 %evl)
|
|
ret <vscale x 2 x i64> %v
|
|
}
|
|
|
|
declare <vscale x 4 x i64> @llvm.vp.mul.nxv4i64(<vscale x 4 x i64>, <vscale x 4 x i64>, <vscale x 4 x i1>, i32)
|
|
|
|
define <vscale x 4 x i64> @vmul_vv_nxv4i64(<vscale x 4 x i64> %va, <vscale x 4 x i64> %b, <vscale x 4 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv4i64:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e64, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v12, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 4 x i64> @llvm.vp.mul.nxv4i64(<vscale x 4 x i64> %va, <vscale x 4 x i64> %b, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i64> %v
|
|
}
|
|
|
|
define <vscale x 4 x i64> @vmul_vv_nxv4i64_unmasked(<vscale x 4 x i64> %va, <vscale x 4 x i64> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv4i64_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e64, m4, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v12
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 4 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 4 x i1> %head, <vscale x 4 x i1> undef, <vscale x 4 x i32> zeroinitializer
|
|
%v = call <vscale x 4 x i64> @llvm.vp.mul.nxv4i64(<vscale x 4 x i64> %va, <vscale x 4 x i64> %b, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i64> %v
|
|
}
|
|
|
|
define <vscale x 4 x i64> @vmul_vx_nxv4i64(<vscale x 4 x i64> %va, i64 %b, <vscale x 4 x i1> %m, i32 zeroext %evl) {
|
|
; RV32-LABEL: vmul_vx_nxv4i64:
|
|
; RV32: # %bb.0:
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: .cfi_def_cfa_offset 16
|
|
; RV32-NEXT: sw a1, 12(sp)
|
|
; RV32-NEXT: sw a0, 8(sp)
|
|
; RV32-NEXT: vsetvli a0, zero, e64, m4, ta, mu
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v28, (a0), zero
|
|
; RV32-NEXT: vsetvli zero, a2, e64, m4, ta, mu
|
|
; RV32-NEXT: vmul.vv v8, v8, v28, v0.t
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: vmul_vx_nxv4i64:
|
|
; RV64: # %bb.0:
|
|
; RV64-NEXT: vsetvli zero, a1, e64, m4, ta, mu
|
|
; RV64-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; RV64-NEXT: ret
|
|
%elt.head = insertelement <vscale x 4 x i64> undef, i64 %b, i32 0
|
|
%vb = shufflevector <vscale x 4 x i64> %elt.head, <vscale x 4 x i64> undef, <vscale x 4 x i32> zeroinitializer
|
|
%v = call <vscale x 4 x i64> @llvm.vp.mul.nxv4i64(<vscale x 4 x i64> %va, <vscale x 4 x i64> %vb, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i64> %v
|
|
}
|
|
|
|
define <vscale x 4 x i64> @vmul_vx_nxv4i64_unmasked(<vscale x 4 x i64> %va, i64 %b, i32 zeroext %evl) {
|
|
; RV32-LABEL: vmul_vx_nxv4i64_unmasked:
|
|
; RV32: # %bb.0:
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: .cfi_def_cfa_offset 16
|
|
; RV32-NEXT: sw a1, 12(sp)
|
|
; RV32-NEXT: sw a0, 8(sp)
|
|
; RV32-NEXT: vsetvli a0, zero, e64, m4, ta, mu
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v28, (a0), zero
|
|
; RV32-NEXT: vsetvli zero, a2, e64, m4, ta, mu
|
|
; RV32-NEXT: vmul.vv v8, v8, v28
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: vmul_vx_nxv4i64_unmasked:
|
|
; RV64: # %bb.0:
|
|
; RV64-NEXT: vsetvli zero, a1, e64, m4, ta, mu
|
|
; RV64-NEXT: vmul.vx v8, v8, a0
|
|
; RV64-NEXT: ret
|
|
%elt.head = insertelement <vscale x 4 x i64> undef, i64 %b, i32 0
|
|
%vb = shufflevector <vscale x 4 x i64> %elt.head, <vscale x 4 x i64> undef, <vscale x 4 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 4 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 4 x i1> %head, <vscale x 4 x i1> undef, <vscale x 4 x i32> zeroinitializer
|
|
%v = call <vscale x 4 x i64> @llvm.vp.mul.nxv4i64(<vscale x 4 x i64> %va, <vscale x 4 x i64> %vb, <vscale x 4 x i1> %m, i32 %evl)
|
|
ret <vscale x 4 x i64> %v
|
|
}
|
|
|
|
declare <vscale x 8 x i64> @llvm.vp.mul.nxv8i64(<vscale x 8 x i64>, <vscale x 8 x i64>, <vscale x 8 x i1>, i32)
|
|
|
|
define <vscale x 8 x i64> @vmul_vv_nxv8i64(<vscale x 8 x i64> %va, <vscale x 8 x i64> %b, <vscale x 8 x i1> %m, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv8i64:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e64, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v16, v0.t
|
|
; CHECK-NEXT: ret
|
|
%v = call <vscale x 8 x i64> @llvm.vp.mul.nxv8i64(<vscale x 8 x i64> %va, <vscale x 8 x i64> %b, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i64> %v
|
|
}
|
|
|
|
define <vscale x 8 x i64> @vmul_vv_nxv8i64_unmasked(<vscale x 8 x i64> %va, <vscale x 8 x i64> %b, i32 zeroext %evl) {
|
|
; CHECK-LABEL: vmul_vv_nxv8i64_unmasked:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vsetvli zero, a0, e64, m8, ta, mu
|
|
; CHECK-NEXT: vmul.vv v8, v8, v16
|
|
; CHECK-NEXT: ret
|
|
%head = insertelement <vscale x 8 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 8 x i1> %head, <vscale x 8 x i1> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i64> @llvm.vp.mul.nxv8i64(<vscale x 8 x i64> %va, <vscale x 8 x i64> %b, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i64> %v
|
|
}
|
|
|
|
define <vscale x 8 x i64> @vmul_vx_nxv8i64(<vscale x 8 x i64> %va, i64 %b, <vscale x 8 x i1> %m, i32 zeroext %evl) {
|
|
; RV32-LABEL: vmul_vx_nxv8i64:
|
|
; RV32: # %bb.0:
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: .cfi_def_cfa_offset 16
|
|
; RV32-NEXT: sw a1, 12(sp)
|
|
; RV32-NEXT: sw a0, 8(sp)
|
|
; RV32-NEXT: vsetvli a0, zero, e64, m8, ta, mu
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v16, (a0), zero
|
|
; RV32-NEXT: vsetvli zero, a2, e64, m8, ta, mu
|
|
; RV32-NEXT: vmul.vv v8, v8, v16, v0.t
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: vmul_vx_nxv8i64:
|
|
; RV64: # %bb.0:
|
|
; RV64-NEXT: vsetvli zero, a1, e64, m8, ta, mu
|
|
; RV64-NEXT: vmul.vx v8, v8, a0, v0.t
|
|
; RV64-NEXT: ret
|
|
%elt.head = insertelement <vscale x 8 x i64> undef, i64 %b, i32 0
|
|
%vb = shufflevector <vscale x 8 x i64> %elt.head, <vscale x 8 x i64> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i64> @llvm.vp.mul.nxv8i64(<vscale x 8 x i64> %va, <vscale x 8 x i64> %vb, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i64> %v
|
|
}
|
|
|
|
define <vscale x 8 x i64> @vmul_vx_nxv8i64_unmasked(<vscale x 8 x i64> %va, i64 %b, i32 zeroext %evl) {
|
|
; RV32-LABEL: vmul_vx_nxv8i64_unmasked:
|
|
; RV32: # %bb.0:
|
|
; RV32-NEXT: addi sp, sp, -16
|
|
; RV32-NEXT: .cfi_def_cfa_offset 16
|
|
; RV32-NEXT: sw a1, 12(sp)
|
|
; RV32-NEXT: sw a0, 8(sp)
|
|
; RV32-NEXT: vsetvli a0, zero, e64, m8, ta, mu
|
|
; RV32-NEXT: addi a0, sp, 8
|
|
; RV32-NEXT: vlse64.v v16, (a0), zero
|
|
; RV32-NEXT: vsetvli zero, a2, e64, m8, ta, mu
|
|
; RV32-NEXT: vmul.vv v8, v8, v16
|
|
; RV32-NEXT: addi sp, sp, 16
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64-LABEL: vmul_vx_nxv8i64_unmasked:
|
|
; RV64: # %bb.0:
|
|
; RV64-NEXT: vsetvli zero, a1, e64, m8, ta, mu
|
|
; RV64-NEXT: vmul.vx v8, v8, a0
|
|
; RV64-NEXT: ret
|
|
%elt.head = insertelement <vscale x 8 x i64> undef, i64 %b, i32 0
|
|
%vb = shufflevector <vscale x 8 x i64> %elt.head, <vscale x 8 x i64> undef, <vscale x 8 x i32> zeroinitializer
|
|
%head = insertelement <vscale x 8 x i1> undef, i1 true, i32 0
|
|
%m = shufflevector <vscale x 8 x i1> %head, <vscale x 8 x i1> undef, <vscale x 8 x i32> zeroinitializer
|
|
%v = call <vscale x 8 x i64> @llvm.vp.mul.nxv8i64(<vscale x 8 x i64> %va, <vscale x 8 x i64> %vb, <vscale x 8 x i1> %m, i32 %evl)
|
|
ret <vscale x 8 x i64> %v
|
|
}
|