maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/mlir/lib
History
Mehdi Amini 7f9e9c7fc3 Move getAsmBlockArgumentNames from OpAsmDialectInterface to OpAsmOpInterface 
This method is more suitable as an opinterface: it seems intrinsic to
individual instances of the operation instead of the dialect.
Also remove the restriction on the interface being applicable to the entry block only.

Differential Revision: https://reviews.llvm.org/D116018
 		2021-12-20 07:18:01 +00:00
..
Analysis [MLIR] Simplex: split some basic functionality out into a SimplexBase class 2021-12-19 22:24:40 +05:30
Bindings/Python [mlir][python] Add fused location 2021-12-11 10:16:13 -08:00
CAPI [mlir][linalg] Replace LinalgOps.h and LinalgTypes.h by a single header. 2021-12-15 12:15:03 +00:00
Conversion [mlir][tosa] Handle rescale case where shift > 63 2021-12-16 15:30:48 -08:00
Dialect Make AsyncParallelForRewrite parameterizable with a cost model which drives deciding the parallelization granularity. 2021-12-19 08:41:01 -08:00
ExecutionEngine [mlir][sparse] speed up sparse tensor file I/O by more than 2x 2021-12-14 08:30:31 -08:00
IR Move getAsmBlockArgumentNames from OpAsmDialectInterface to OpAsmOpInterface 2021-12-20 07:18:01 +00:00
Interfaces [mlir][Vector] Thread 0-d vectors through vector.transfer ops 2021-12-01 16:49:43 +00:00
Parser [mlir][RFC] Add scalable dimensions to VectorType 2021-12-15 09:31:37 +00:00
Pass Adjust "end namespace" comment in MLIR to match new agree'd coding style 2021-12-08 06:05:26 +00:00
Reducer Adjust "end namespace" comment in MLIR to match new agree'd coding style 2021-12-08 06:05:26 +00:00
Rewrite Adjust "end namespace" comment in MLIR to match new agree'd coding style 2021-12-08 06:05:26 +00:00
Support [mlir] Flag near misses in file splitting 2021-12-12 08:03:30 -08:00
TableGen Adjust "end namespace" comment in MLIR to match new agree'd coding style 2021-12-08 06:05:26 +00:00
Target [mlir][OpenMP] omp.sections and omp.section lowering to LLVM IR 2021-12-15 15:41:12 +05:30
Tools [PDLL] Fix GCC5 build after D115093 2021-12-16 03:49:34 +00:00
Transforms [mlir] Split std.rank into tensor.rank and memref.rank. 2021-12-14 10:15:55 +01:00
Translation [mlir] run the verifier before translating a module 2021-07-28 18:15:58 +02:00
CMakeLists.txt Re-engineer MLIR python build support. 2021-07-27 15:54:58 +00:00