forked from OSchip/llvm-project
615 lines
22 KiB
LLVM
615 lines
22 KiB
LLVM
; RUN: llc -verify-machineinstrs -mcpu=pwr4 -mattr=-altivec -mtriple powerpc-ibm-aix-xcoff \
|
|
; RUN: -xcoff-traceback-table=false --code-model=large -filetype=obj -o %t.o < %s
|
|
; RUN: llvm-readobj --relocs --expand-relocs %t.o | FileCheck --check-prefix=RELOC %s
|
|
; RUN: llvm-readobj -t %t.o | FileCheck --check-prefix=SYM %s
|
|
; RUN: llvm-objdump -D -r --symbol-description %t.o | FileCheck --check-prefix=DIS %s
|
|
|
|
@GInit = global double 1.000000e+00, align 8
|
|
@TIInit = internal thread_local global i64 1, align 8
|
|
@TWInit = weak thread_local global double 1.000000e+00, align 8
|
|
|
|
; Function Attrs: nofree norecurse nounwind willreturn writeonly
|
|
define void @storesTIInit(i64 %Val) #0 {
|
|
entry:
|
|
store i64 %Val, i64* @TIInit, align 8
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readonly willreturn
|
|
define double @loadsTWInit() #1 {
|
|
entry:
|
|
%0 = load double, double* @TWInit, align 8
|
|
%1 = load double, double* @GInit, align 8
|
|
%add = fadd double %0, %1
|
|
ret double %add
|
|
}
|
|
|
|
; RELOC: File: {{.*}}aix-tls-xcoff-reloc-large.ll.tmp.o
|
|
; RELOC-NEXT: Format: aixcoff-rs6000
|
|
; RELOC-NEXT: Arch: powerpc
|
|
; RELOC-NEXT: AddressSize: 32bit
|
|
; RELOC-NEXT: Relocations [
|
|
; RELOC-NEXT: Section (index: 1) .text {
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x16
|
|
; RELOC-NEXT: Symbol: .TIInit (17)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 16
|
|
; RELOC-NEXT: Type: R_TOCU (0x30)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x1A
|
|
; RELOC-NEXT: Symbol: TIInit (19)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 16
|
|
; RELOC-NEXT: Type: R_TOCU (0x30)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x1E
|
|
; RELOC-NEXT: Symbol: .TIInit (17)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 16
|
|
; RELOC-NEXT: Type: R_TOCL (0x31)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x22
|
|
; RELOC-NEXT: Symbol: TIInit (19)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 16
|
|
; RELOC-NEXT: Type: R_TOCL (0x31)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x24
|
|
; RELOC-NEXT: Symbol: .__tls_get_addr (1)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 26
|
|
; RELOC-NEXT: Type: R_RBA (0x18)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x4E
|
|
; RELOC-NEXT: Symbol: .TWInit (21)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 16
|
|
; RELOC-NEXT: Type: R_TOCU (0x30)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x52
|
|
; RELOC-NEXT: Symbol: TWInit (23)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 16
|
|
; RELOC-NEXT: Type: R_TOCU (0x30)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x56
|
|
; RELOC-NEXT: Symbol: .TWInit (21)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 16
|
|
; RELOC-NEXT: Type: R_TOCL (0x31)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x5A
|
|
; RELOC-NEXT: Symbol: TWInit (23)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 16
|
|
; RELOC-NEXT: Type: R_TOCL (0x31)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x5C
|
|
; RELOC-NEXT: Symbol: .__tls_get_addr (1)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 26
|
|
; RELOC-NEXT: Type: R_RBA (0x18)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x66
|
|
; RELOC-NEXT: Symbol: GInit (25)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 16
|
|
; RELOC-NEXT: Type: R_TOCU (0x30)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x6A
|
|
; RELOC-NEXT: Symbol: GInit (25)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 16
|
|
; RELOC-NEXT: Type: R_TOCL (0x31)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Section (index: 2) .data {
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x90
|
|
; RELOC-NEXT: Symbol: .storesTIInit (5)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 32
|
|
; RELOC-NEXT: Type: R_POS (0x0)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x94
|
|
; RELOC-NEXT: Symbol: TOC (15)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 32
|
|
; RELOC-NEXT: Type: R_POS (0x0)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0x9C
|
|
; RELOC-NEXT: Symbol: .loadsTWInit (7)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 32
|
|
; RELOC-NEXT: Type: R_POS (0x0)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0xA0
|
|
; RELOC-NEXT: Symbol: TOC (15)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 32
|
|
; RELOC-NEXT: Type: R_POS (0x0)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0xA8
|
|
; RELOC-NEXT: Symbol: TIInit (27)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 32
|
|
; RELOC-NEXT: Type: R_TLSM (0x24)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0xAC
|
|
; RELOC-NEXT: Symbol: TIInit (27)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 32
|
|
; RELOC-NEXT: Type: R_TLS (0x20)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0xB0
|
|
; RELOC-NEXT: Symbol: TWInit (29)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 32
|
|
; RELOC-NEXT: Type: R_TLSM (0x24)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0xB4
|
|
; RELOC-NEXT: Symbol: TWInit (29)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 32
|
|
; RELOC-NEXT: Type: R_TLS (0x20)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: Relocation {
|
|
; RELOC-NEXT: Virtual Address: 0xB8
|
|
; RELOC-NEXT: Symbol: GInit (9)
|
|
; RELOC-NEXT: IsSigned: No
|
|
; RELOC-NEXT: FixupBitValue: 0
|
|
; RELOC-NEXT: Length: 32
|
|
; RELOC-NEXT: Type: R_POS (0x0)
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: }
|
|
; RELOC-NEXT: ]
|
|
|
|
; SYM: File: {{.*}}aix-tls-xcoff-reloc-large.ll.tmp.o
|
|
; SYM-NEXT: Format: aixcoff-rs6000
|
|
; SYM-NEXT: Arch: powerpc
|
|
; SYM-NEXT: AddressSize: 32bit
|
|
; SYM-NEXT: Symbols [
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 0
|
|
; SYM-NEXT: Name: .file
|
|
; SYM-NEXT: Value (SymbolTableIndex): 0x0
|
|
; SYM-NEXT: Section: N_DEBUG
|
|
; SYM-NEXT: Source Language ID: TB_C (0x0)
|
|
; SYM-NEXT: CPU Version ID: 0x0
|
|
; SYM-NEXT: StorageClass: C_FILE (0x67)
|
|
; SYM-NEXT: NumberOfAuxEntries: 0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 1
|
|
; SYM-NEXT: Name: .__tls_get_addr
|
|
; SYM-NEXT: Value (RelocatableAddress): 0x0
|
|
; SYM-NEXT: Section: N_UNDEF
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_EXT (0x2)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 2
|
|
; SYM-NEXT: SectionLen: 0
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 0
|
|
; SYM-NEXT: SymbolType: XTY_ER (0x0)
|
|
; SYM-NEXT: StorageMappingClass: XMC_PR (0x0)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 3
|
|
; SYM-NEXT: Name: .text
|
|
; SYM-NEXT: Value (RelocatableAddress): 0x0
|
|
; SYM-NEXT: Section: .text
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_HIDEXT (0x6B)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 4
|
|
; SYM-NEXT: SectionLen: 132
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 4
|
|
; SYM-NEXT: SymbolType: XTY_SD (0x1)
|
|
; SYM-NEXT: StorageMappingClass: XMC_PR (0x0)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 5
|
|
; SYM-NEXT: Name: .storesTIInit
|
|
; SYM-NEXT: Value (RelocatableAddress): 0x0
|
|
; SYM-NEXT: Section: .text
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_EXT (0x2)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 6
|
|
; SYM-NEXT: ContainingCsectSymbolIndex: 3
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 0
|
|
; SYM-NEXT: SymbolType: XTY_LD (0x2)
|
|
; SYM-NEXT: StorageMappingClass: XMC_PR (0x0)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 7
|
|
; SYM-NEXT: Name: .loadsTWInit
|
|
; SYM-NEXT: Value (RelocatableAddress): 0x40
|
|
; SYM-NEXT: Section: .text
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_EXT (0x2)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 8
|
|
; SYM-NEXT: ContainingCsectSymbolIndex: 3
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 0
|
|
; SYM-NEXT: SymbolType: XTY_LD (0x2)
|
|
; SYM-NEXT: StorageMappingClass: XMC_PR (0x0)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 9
|
|
; SYM-NEXT: Name: GInit
|
|
; SYM-NEXT: Value (RelocatableAddress): 0x88
|
|
; SYM-NEXT: Section: .data
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_EXT (0x2)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 10
|
|
; SYM-NEXT: SectionLen: 8
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 3
|
|
; SYM-NEXT: SymbolType: XTY_SD (0x1)
|
|
; SYM-NEXT: StorageMappingClass: XMC_RW (0x5)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 11
|
|
; SYM-NEXT: Name: storesTIInit
|
|
; SYM-NEXT: Value (RelocatableAddress): 0x90
|
|
; SYM-NEXT: Section: .data
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_EXT (0x2)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 12
|
|
; SYM-NEXT: SectionLen: 12
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 2
|
|
; SYM-NEXT: SymbolType: XTY_SD (0x1)
|
|
; SYM-NEXT: StorageMappingClass: XMC_DS (0xA)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 13
|
|
; SYM-NEXT: Name: loadsTWInit
|
|
; SYM-NEXT: Value (RelocatableAddress): 0x9C
|
|
; SYM-NEXT: Section: .data
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_EXT (0x2)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 14
|
|
; SYM-NEXT: SectionLen: 12
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 2
|
|
; SYM-NEXT: SymbolType: XTY_SD (0x1)
|
|
; SYM-NEXT: StorageMappingClass: XMC_DS (0xA)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 15
|
|
; SYM-NEXT: Name: TOC
|
|
; SYM-NEXT: Value (RelocatableAddress): 0xA8
|
|
; SYM-NEXT: Section: .data
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_HIDEXT (0x6B)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 16
|
|
; SYM-NEXT: SectionLen: 0
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 2
|
|
; SYM-NEXT: SymbolType: XTY_SD (0x1)
|
|
; SYM-NEXT: StorageMappingClass: XMC_TC0 (0xF)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 17
|
|
; SYM-NEXT: Name: .TIInit
|
|
; SYM-NEXT: Value (RelocatableAddress): 0xA8
|
|
; SYM-NEXT: Section: .data
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_HIDEXT (0x6B)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 18
|
|
; SYM-NEXT: SectionLen: 4
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 2
|
|
; SYM-NEXT: SymbolType: XTY_SD (0x1)
|
|
; SYM-NEXT: StorageMappingClass: XMC_TE (0x16)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 19
|
|
; SYM-NEXT: Name: TIInit
|
|
; SYM-NEXT: Value (RelocatableAddress): 0xAC
|
|
; SYM-NEXT: Section: .data
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_HIDEXT (0x6B)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 20
|
|
; SYM-NEXT: SectionLen: 4
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 2
|
|
; SYM-NEXT: SymbolType: XTY_SD (0x1)
|
|
; SYM-NEXT: StorageMappingClass: XMC_TE (0x16)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 21
|
|
; SYM-NEXT: Name: .TWInit
|
|
; SYM-NEXT: Value (RelocatableAddress): 0xB0
|
|
; SYM-NEXT: Section: .data
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_HIDEXT (0x6B)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 22
|
|
; SYM-NEXT: SectionLen: 4
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 2
|
|
; SYM-NEXT: SymbolType: XTY_SD (0x1)
|
|
; SYM-NEXT: StorageMappingClass: XMC_TE (0x16)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 23
|
|
; SYM-NEXT: Name: TWInit
|
|
; SYM-NEXT: Value (RelocatableAddress): 0xB4
|
|
; SYM-NEXT: Section: .data
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_HIDEXT (0x6B)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 24
|
|
; SYM-NEXT: SectionLen: 4
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 2
|
|
; SYM-NEXT: SymbolType: XTY_SD (0x1)
|
|
; SYM-NEXT: StorageMappingClass: XMC_TE (0x16)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 25
|
|
; SYM-NEXT: Name: GInit
|
|
; SYM-NEXT: Value (RelocatableAddress): 0xB8
|
|
; SYM-NEXT: Section: .data
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_HIDEXT (0x6B)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 26
|
|
; SYM-NEXT: SectionLen: 4
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 2
|
|
; SYM-NEXT: SymbolType: XTY_SD (0x1)
|
|
; SYM-NEXT: StorageMappingClass: XMC_TE (0x16)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 27
|
|
; SYM-NEXT: Name: TIInit
|
|
; SYM-NEXT: Value (RelocatableAddress): 0x0
|
|
; SYM-NEXT: Section: .tdata
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_HIDEXT (0x6B)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 28
|
|
; SYM-NEXT: SectionLen: 8
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 3
|
|
; SYM-NEXT: SymbolType: XTY_SD (0x1)
|
|
; SYM-NEXT: StorageMappingClass: XMC_TL (0x14)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: Symbol {
|
|
; SYM-NEXT: Index: 29
|
|
; SYM-NEXT: Name: TWInit
|
|
; SYM-NEXT: Value (RelocatableAddress): 0x8
|
|
; SYM-NEXT: Section: .tdata
|
|
; SYM-NEXT: Type: 0x0
|
|
; SYM-NEXT: StorageClass: C_WEAKEXT (0x6F)
|
|
; SYM-NEXT: NumberOfAuxEntries: 1
|
|
; SYM-NEXT: CSECT Auxiliary Entry {
|
|
; SYM-NEXT: Index: 30
|
|
; SYM-NEXT: SectionLen: 8
|
|
; SYM-NEXT: ParameterHashIndex: 0x0
|
|
; SYM-NEXT: TypeChkSectNum: 0x0
|
|
; SYM-NEXT: SymbolAlignmentLog2: 3
|
|
; SYM-NEXT: SymbolType: XTY_SD (0x1)
|
|
; SYM-NEXT: StorageMappingClass: XMC_TL (0x14)
|
|
; SYM-NEXT: StabInfoIndex: 0x0
|
|
; SYM-NEXT: StabSectNum: 0x0
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: }
|
|
; SYM-NEXT: ]
|
|
|
|
; DIS: {{.*}}aix-tls-xcoff-reloc-large.ll.tmp.o: file format aixcoff-rs6000
|
|
; DIS: Disassembly of section .text:
|
|
; DIS: 00000000 (idx: 5) .storesTIInit:
|
|
; DIS-NEXT: mflr 0
|
|
; DIS-NEXT: stw 0, 8(1)
|
|
; DIS-NEXT: stwu 1, -32(1)
|
|
; DIS-NEXT: mr 6, 4
|
|
; DIS-NEXT: mr 7, 3
|
|
; DIS-NEXT: [[#%x, ADDR:]]: {{.*}} addis 3, 2, 0
|
|
; DIS-NEXT: {{0*}}[[#ADDR + 2]]: R_TOCU (idx: 17) .TIInit[TE]
|
|
; DIS-NEXT: [[#%x, ADDR:]]: {{.*}} addis 4, 2, 0
|
|
; DIS-NEXT: {{0*}}[[#ADDR + 2]]: R_TOCU (idx: 19) TIInit[TE]
|
|
; DIS-NEXT: [[#%x, ADDR:]]: {{.*}} lwz 3, 0(3)
|
|
; DIS-NEXT: {{0*}}[[#ADDR + 2]]: R_TOCL (idx: 17) .TIInit[TE]
|
|
; DIS-NEXT: [[#%x, ADDR:]]: {{.*}} lwz 4, 4(4)
|
|
; DIS-NEXT: {{0*}}[[#ADDR + 2]]: R_TOCL (idx: 19) TIInit[TE]
|
|
; DIS-NEXT: [[#%x, ADDR:]]: {{.*}} bla 0
|
|
; DIS-NEXT: {{0*}}[[#ADDR]]: R_RBA (idx: 1) .__tls_get_addr[PR]
|
|
; DIS-NEXT: stw 6, 4(3)
|
|
; DIS-NEXT: stw 7, 0(3)
|
|
; DIS-NEXT: addi 1, 1, 32
|
|
; DIS-NEXT: lwz 0, 8(1)
|
|
; DIS-NEXT: mtlr 0
|
|
; DIS-NEXT: blr
|
|
; DIS: 00000040 (idx: 7) .loadsTWInit:
|
|
; DIS-NEXT: mflr 0
|
|
; DIS-NEXT: stw 0, 8(1)
|
|
; DIS-NEXT: stwu 1, -32(1)
|
|
; DIS-NEXT: [[#%x, ADDR:]]: {{.*}} addis 3, 2, 0
|
|
; DIS-NEXT: {{0*}}[[#ADDR + 2]]: R_TOCU (idx: 21) .TWInit[TE]
|
|
; DIS-NEXT: [[#%x, ADDR:]]: {{.*}} addis 4, 2, 0
|
|
; DIS-NEXT: {{0*}}[[#ADDR + 2]]: R_TOCU (idx: 23) TWInit[TE]
|
|
; DIS-NEXT: [[#%x, ADDR:]]: {{.*}} lwz 3, 8(3)
|
|
; DIS-NEXT: {{0*}}[[#ADDR + 2]]: R_TOCL (idx: 21) .TWInit[TE]
|
|
; DIS-NEXT: [[#%x, ADDR:]]: {{.*}} lwz 4, 12(4)
|
|
; DIS-NEXT: {{0*}}[[#ADDR + 2]]: R_TOCL (idx: 23) TWInit[TE]
|
|
; DIS-NEXT: [[#%x, ADDR:]]: {{.*}} bla 0
|
|
; DIS-NEXT: {{0*}}[[#ADDR]]: R_RBA (idx: 1) .__tls_get_addr[PR]
|
|
; DIS-NEXT: lfd 0, 0(3)
|
|
; DIS-NEXT: [[#%x, ADDR:]]: {{.*}} addis 3, 2, 0
|
|
; DIS-NEXT: {{0*}}[[#ADDR + 2]]: R_TOCU (idx: 25) GInit[TE]
|
|
; DIS-NEXT: [[#%x, ADDR:]]: {{.*}} lwz 3, 16(3)
|
|
; DIS-NEXT: {{0*}}[[#ADDR + 2]]: R_TOCL (idx: 25) GInit[TE]
|
|
; DIS-NEXT: lfd 1, 0(3)
|
|
; DIS-NEXT: fadd 1, 0, 1
|
|
; DIS-NEXT: addi 1, 1, 32
|
|
; DIS-NEXT: lwz 0, 8(1)
|
|
; DIS-NEXT: mtlr 0
|
|
; DIS-NEXT: blr
|
|
|
|
; DIS: Disassembly of section .data:
|
|
; DIS: 00000088 (idx: 9) GInit[RW]:
|
|
; DIS-NEXT: 88: 3f f0 00 00
|
|
; DIS-NEXT: 8c: 00 00 00 00
|
|
; DIS: 00000090 (idx: 11) storesTIInit[DS]:
|
|
; DIS-NEXT: 90: 00 00 00 00
|
|
; DIS-NEXT: 00000090: R_POS (idx: 5) .storesTIInit
|
|
; DIS-NEXT: 94: 00 00 00 a8
|
|
; DIS-NEXT: 00000094: R_POS (idx: 15) TOC[TC0]
|
|
; DIS-NEXT: 98: 00 00 00 00
|
|
; DIS: 0000009c (idx: 13) loadsTWInit[DS]:
|
|
; DIS-NEXT: 9c: 00 00 00 40
|
|
; DIS-NEXT: 0000009c: R_POS (idx: 7) .loadsTWInit
|
|
; DIS-NEXT: a0: 00 00 00 a8
|
|
; DIS-NEXT: 000000a0: R_POS (idx: 15) TOC[TC0]
|
|
; DIS-NEXT: a4: 00 00 00 00
|
|
; DIS: 000000a8 (idx: 17) .TIInit[TE]:
|
|
; DIS-NEXT: a8: 00 00 00 00
|
|
; DIS-NEXT: 000000a8: R_TLSM (idx: 27) TIInit[TL]
|
|
; DIS: 000000ac (idx: 19) TIInit[TE]:
|
|
; DIS-NEXT: ac: 00 00 00 00
|
|
; DIS-NEXT: 000000ac: R_TLS (idx: 27) TIInit[TL]
|
|
; DIS: 000000b0 (idx: 21) .TWInit[TE]:
|
|
; DIS-NEXT: b0: 00 00 00 00
|
|
; DIS-NEXT: 000000b0: R_TLSM (idx: 29) TWInit[TL]
|
|
; DIS: 000000b4 (idx: 23) TWInit[TE]:
|
|
; DIS-NEXT: b4: 00 00 00 08
|
|
; DIS-NEXT: 000000b4: R_TLS (idx: 29) TWInit[TL]
|
|
; DIS: 000000b8 (idx: 25) GInit[TE]:
|
|
; DIS-NEXT: b8: 00 00 00 88
|
|
; DIS-NEXT: 000000b8: R_POS (idx: 9) GInit[RW]
|
|
|
|
; DIS: Disassembly of section .tdata:
|
|
; DIS: 00000000 (idx: 27) TIInit[TL]:
|
|
; DIS-NEXT: 0: 00 00 00 00
|
|
; DIS-NEXT: 4: 00 00 00 01
|
|
; DIS: 00000008 (idx: 29) TWInit[TL]:
|
|
; DIS-NEXT: 8: 3f f0 00 00
|
|
; DIS-NEXT: c: 00 00 00 00
|
|
|
|
attributes #0 = { nofree norecurse nounwind willreturn writeonly "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="pwr4" "target-features"="-altivec,-bpermd,-crypto,-direct-move,-extdiv,-float128,-htm,-mma,-paired-vector-memops,-power10-vector,-power8-vector,-power9-vector,-rop-protection,-spe,-vsx" }
|
|
attributes #1 = { norecurse nounwind readonly willreturn "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="pwr4" "target-features"="-altivec,-bpermd,-crypto,-direct-move,-extdiv,-float128,-htm,-mma,-paired-vector-memops,-power10-vector,-power8-vector,-power9-vector,-rop-protection,-spe,-vsx" }
|