forked from OSchip/llvm-project
111 lines
3.3 KiB
Plaintext
111 lines
3.3 KiB
Plaintext
{
|
|
"arrays" : [
|
|
{
|
|
"name" : "MemRef_C",
|
|
"sizes" : [ "*", "1024" ],
|
|
"type" : "float"
|
|
},
|
|
{
|
|
"name" : "MemRef_A",
|
|
"sizes" : [ "*", "1024" ],
|
|
"type" : "float"
|
|
},
|
|
{
|
|
"name" : "MemRef_B",
|
|
"sizes" : [ "*", "1024" ],
|
|
"type" : "float"
|
|
}
|
|
],
|
|
"context" : "{ : }",
|
|
"name" : "%bb3---%bb28",
|
|
"statements" : [
|
|
{
|
|
"accesses" : [
|
|
{
|
|
"kind" : "read",
|
|
"relation" : "{ Stmt_bb8[i0, i1] -> MemRef_C[i0, i1] }"
|
|
},
|
|
{
|
|
"kind" : "write",
|
|
"relation" : "{ Stmt_bb8[i0, i1] -> MemRef_C[i0, i1] }"
|
|
}
|
|
],
|
|
"domain" : "{ Stmt_bb8[i0, i1] : 0 <= i0 <= 1023 and 0 <= i1 <= 1023 }",
|
|
"name" : "Stmt_bb8",
|
|
"schedule" : "{ Stmt_bb8[i0, i1] -> [i0, i1, 0, 0, 0] }"
|
|
},
|
|
{
|
|
"accesses" : [
|
|
{
|
|
"kind" : "read",
|
|
"relation" : "{ Stmt_bb10[i0, i1, i2] -> MemRef_C[i0, i1] }"
|
|
},
|
|
{
|
|
"kind" : "write",
|
|
"relation" : "{ Stmt_bb10[i0, i1, i2] -> MemRef_C[i0, i1] }"
|
|
},
|
|
{
|
|
"kind" : "write",
|
|
"relation" : "{ Stmt_bb10[i0, i1, 1024] -> MemRef_C[i0, i1] }"
|
|
}
|
|
],
|
|
"domain" : "{ Stmt_bb10[i0, i1, i2] : 0 <= i0 <= 1023 and 0 <= i1 <= 1023 and 0 <= i2 <= 1024 }",
|
|
"name" : "Stmt_bb10",
|
|
"schedule" : "{ Stmt_bb10[i0, i1, i2] -> [i0, i1, 1, i2, 0] }"
|
|
},
|
|
{
|
|
"accesses" : [
|
|
{
|
|
"kind" : "write",
|
|
"relation" : "{ Stmt_bb13[i0, i1, i2] -> MemRef_C[i0, i1] }"
|
|
},
|
|
{
|
|
"kind" : "read",
|
|
"relation" : "{ Stmt_bb13[i0, i1, i2] -> MemRef_A[i0, i2] }"
|
|
},
|
|
{
|
|
"kind" : "read",
|
|
"relation" : "{ Stmt_bb13[i0, i1, i2] -> MemRef_B[i2, i1] }"
|
|
},
|
|
{
|
|
"kind" : "read",
|
|
"relation" : "{ Stmt_bb13[i0, i1, i2] -> MemRef_C[i0, i1] }"
|
|
}
|
|
],
|
|
"domain" : "{ Stmt_bb13[i0, i1, i2] : 0 <= i0 <= 1023 and 0 <= i1 <= 1023 and 0 <= i2 <= 1023 }",
|
|
"name" : "Stmt_bb13",
|
|
"schedule" : "{ Stmt_bb13[i0, i1, i2] -> [i0, i1, 1, i2, 1] }"
|
|
},
|
|
{
|
|
"accesses" : [
|
|
{
|
|
"kind" : "read",
|
|
"relation" : "{ Stmt_bb11[i0, i1] -> MemRef_C[i0, i1] }"
|
|
},
|
|
{
|
|
"kind" : "write",
|
|
"relation" : "{ Stmt_bb11[i0, i1] -> MemRef_C[i0, i1] }"
|
|
}
|
|
],
|
|
"domain" : "{ Stmt_bb11[i0, i1] : 0 <= i0 <= 1023 and 0 <= i1 <= 1023 }",
|
|
"name" : "Stmt_bb11",
|
|
"schedule" : "{ Stmt_bb11[i0, i1] -> [i0, i1, 2, 0, 0] }"
|
|
},
|
|
{
|
|
"accesses" : [
|
|
{
|
|
"kind" : "write",
|
|
"relation" : "{ Stmt_bb21[i0, i1] -> MemRef_C[i0, i1] }"
|
|
},
|
|
{
|
|
"kind" : "read",
|
|
"relation" : "{ Stmt_bb21[i0, i1] -> MemRef_C[i0, i1] }"
|
|
}
|
|
],
|
|
"domain" : "{ Stmt_bb21[i0, i1] : 0 <= i0 <= 1023 and 0 <= i1 <= 1023 }",
|
|
"name" : "Stmt_bb21",
|
|
"schedule" : "{ Stmt_bb21[i0, i1] -> [i0, i1, 3, 0, 0] }"
|
|
}
|
|
]
|
|
}
|