llvm-project/llvm/test/CodeGen/AArch64/GlobalISel/combine-ptradd-reassociatio...

187 lines
6.6 KiB
YAML

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -run-pass=aarch64-prelegalizer-combiner -verify-machineinstrs -mtriple aarch64-unknown-unknown %s -o - | FileCheck %s
---
name: test1_noreassoc_legal_already_new_is_illegal
alignment: 4
tracksRegLiveness: true
liveins:
- { reg: '$x0' }
body: |
bb.1:
liveins: $x0
; CHECK-LABEL: name: test1_noreassoc_legal_already_new_is_illegal
; CHECK: liveins: $x0
; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 4777
; CHECK: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 6
; CHECK: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C]](s64)
; CHECK: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[PTR_ADD]], [[C1]](s64)
; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s32))
; CHECK: G_STORE [[C2]](s32), [[PTR_ADD]](p0) :: (store (s32))
; CHECK: $w0 = COPY [[LOAD]](s32)
; CHECK: RET_ReallyLR implicit $w0
%0:_(p0) = COPY $x0
%2:_(s64) = G_CONSTANT i64 4777
%4:_(s64) = G_CONSTANT i64 6
%9:_(s32) = G_CONSTANT i32 0
%10:_(p0) = G_PTR_ADD %0, %2(s64)
%11:_(p0) = G_PTR_ADD %10, %4(s64)
%7:_(s32) = G_LOAD %11(p0) :: (load 4)
G_STORE %9(s32), %10(p0) :: (store 4) ; other use of %10
$w0 = COPY %7(s32)
RET_ReallyLR implicit $w0
...
---
name: test2_reassoc_already_legal_new_also_legal
alignment: 4
liveins:
- { reg: '$x0' }
body: |
bb.1:
liveins: $x0
; CHECK-LABEL: name: test2_reassoc_already_legal_new_also_legal
; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 10
; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C]](s64)
; CHECK: [[C2:%[0-9]+]]:_(s64) = G_CONSTANT i64 16
; CHECK: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C2]](s64)
; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s32))
; CHECK: G_STORE [[C1]](s32), [[PTR_ADD]](p0) :: (store (s32))
; CHECK: $w0 = COPY [[LOAD]](s32)
; CHECK: RET_ReallyLR implicit $w0
%0:_(p0) = COPY $x0
%2:_(s64) = G_CONSTANT i64 10
%4:_(s64) = G_CONSTANT i64 6
%9:_(s32) = G_CONSTANT i32 0
%10:_(p0) = G_PTR_ADD %0, %2(s64)
%11:_(p0) = G_PTR_ADD %10, %4(s64)
%7:_(s32) = G_LOAD %11(p0) :: (load 4)
G_STORE %9(s32), %10(p0) :: (store 4) ; other use of %10
$w0 = COPY %7(s32)
RET_ReallyLR implicit $w0
...
---
name: test3_noreassoc_only_oneuse
alignment: 4
liveins:
- { reg: '$x0' }
body: |
bb.1:
liveins: $x0
; CHECK-LABEL: name: test3_noreassoc_only_oneuse
; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 4783
; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C]](s64)
; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD]](p0) :: (load (s32))
; CHECK: $w0 = COPY [[LOAD]](s32)
; CHECK: RET_ReallyLR implicit $w0
%0:_(p0) = COPY $x0
%10:_(s64) = G_CONSTANT i64 4783
%9:_(p0) = G_PTR_ADD %0, %10(s64)
%7:_(s32) = G_LOAD %9(p0) :: (load 4)
$w0 = COPY %7(s32)
RET_ReallyLR implicit $w0
...
---
name: test4_reassoc_existing_is_already_illegal
alignment: 4
liveins:
- { reg: '$x0' }
body: |
bb.1:
liveins: $x0
; CHECK-LABEL: name: test4_reassoc_existing_is_already_illegal
; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 17
; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C]](s64)
; CHECK: [[C2:%[0-9]+]]:_(s64) = G_CONSTANT i64 4096
; CHECK: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C2]](s64)
; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s32))
; CHECK: G_STORE [[C1]](s32), [[PTR_ADD]](p0) :: (store (s32))
; CHECK: $w0 = COPY [[LOAD]](s32)
; CHECK: RET_ReallyLR implicit $w0
%0:_(p0) = COPY $x0
%2:_(s64) = G_CONSTANT i64 17
%4:_(s64) = G_CONSTANT i64 4079
%9:_(s32) = G_CONSTANT i32 0
%10:_(p0) = G_PTR_ADD %0, %2(s64)
%11:_(p0) = G_PTR_ADD %10, %4(s64)
%7:_(s32) = G_LOAD %11(p0) :: (load 4)
G_STORE %9(s32), %10(p0) :: (store 4) ; other use of %10
$w0 = COPY %7(s32)
RET_ReallyLR implicit $w0
...
---
name: test5_add_on_rhs
alignment: 4
liveins:
- { reg: '$x0' }
- { reg: '$x1' }
body: |
bb.1:
liveins: $x0, $x1
; CHECK-LABEL: name: test5_add_on_rhs
; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
; CHECK: [[COPY1:%[0-9]+]]:_(s64) = COPY $x1
; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 1
; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[COPY1]](s64)
; CHECK: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[PTR_ADD]], [[C]](s64)
; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s8))
; CHECK: $w0 = COPY [[LOAD]](s32)
; CHECK: RET_ReallyLR implicit $w0
%0:_(p0) = COPY $x0
%1:_(s64) = COPY $x1
%2:_(s64) = G_CONSTANT i64 1
%3:_(s64) = G_ADD %1, %2
%4:_(p0) = G_PTR_ADD %0, %3(s64)
%7:_(s32) = G_LOAD %4(p0) :: (load 1)
$w0 = COPY %7(s32)
RET_ReallyLR implicit $w0
...
---
name: walk_through_inttoptr
alignment: 4
tracksRegLiveness: true
body: |
bb.1:
liveins: $x0
; CHECK-LABEL: name: walk_through_inttoptr
; CHECK: liveins: $x0
; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 4777
; CHECK: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 6
; CHECK: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C]](s64)
; CHECK: %ptr_to_int:_(s64) = G_PTRTOINT [[PTR_ADD]](p0)
; CHECK: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[PTR_ADD]], [[C1]](s64)
; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s32))
; CHECK: G_STORE [[C2]](s32), [[PTR_ADD]](p0) :: (store (s32))
; CHECK: G_STORE %ptr_to_int(s64), [[PTR_ADD]](p0) :: (store (s64))
; CHECK: $w0 = COPY [[LOAD]](s32)
; CHECK: RET_ReallyLR implicit $w0
%0:_(p0) = COPY $x0
%2:_(s64) = G_CONSTANT i64 4777
%4:_(s64) = G_CONSTANT i64 6
%9:_(s32) = G_CONSTANT i32 0
%10:_(p0) = G_PTR_ADD %0, %2(s64)
%ptr_to_int:_(s64) = G_PTRTOINT %10
%11:_(p0) = G_PTR_ADD %10, %4(s64)
%7:_(s32) = G_LOAD %11(p0) :: (load 4)
G_STORE %9(s32), %10(p0) :: (store 4) ; other use of %10
G_STORE %ptr_to_int(s64), %10(p0) :: (store 8)
$w0 = COPY %7(s32)
RET_ReallyLR implicit $w0