maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC/Mips/mips32r6
History
Daniel Sanders a45d3e439f [mips] Trivial corrections to range checked immediates. 
Summary:
SYNC has a 5-bit unsigned immediate.
Move MIPS16-specific pcrel16 operand to Mips16 files.

Reviewers: vkalintiris

Subscribers: dsanders, sdardis, llvm-commits

Differential Revision: http://reviews.llvm.org/D18755

llvm-svn: 265947
 		2016-04-11 15:20:40 +00:00
..
invalid-mips1-wrong-error.s [mips] Range check simm9 and fix a bug this revealed. 2016-03-31 13:15:23 +00:00
invalid-mips1.s
…
invalid-mips2-wrong-error.s [mips] Add support for COP1's Branch-On-Cond-Likely instructions 2014-10-17 14:08:28 +00:00
invalid-mips2.s [mips] Add support for COP1's Branch-On-Cond-Likely instructions 2014-10-17 14:08:28 +00:00
invalid-mips4-wrong-error.s [mips][microMIPS] Implement PREFX, LHUE, LBE, LBUE, LHE, LWE, SBE, SHE and SWE instructions 2015-09-16 09:14:35 +00:00
invalid-mips4.s [mips][microMIPS] Implement PREFX, LHUE, LBE, LBUE, LHE, LWE, SBE, SHE and SWE instructions 2015-09-16 09:14:35 +00:00
invalid-mips5-wrong-error.s [mips] Improve the error messages given by MipsAsmParser. 2014-09-16 15:00:52 +00:00
invalid-mips5.s
…
invalid-mips32-wrong-error.s [mips] Add support for COP1's Branch-On-Cond-Likely instructions 2014-10-17 14:08:28 +00:00
invalid-mips32.s [mips] Add support for COP1's Branch-On-Cond-Likely instructions 2014-10-17 14:08:28 +00:00
invalid-mips32r2.s
…
invalid.s [mips] Trivial corrections to range checked immediates. 2016-04-11 15:20:40 +00:00
relocations.s [mips64] Emit correct addend for some PC-relative relocations 2015-06-23 13:54:42 +00:00
valid-xfail.s
…
valid.s [mips] MIPSR6 Compact jump support 2016-04-05 12:50:29 +00:00