| .. |
|
AMX
|
Update syntax for amx.tile_muli to use two Unit attr to mark the zext case
|
2021-03-20 04:12:24 +00:00 |
|
Affine
|
[MLIR] Simplify affine.if having yield values and trivial conditions
|
2021-07-07 13:02:10 +05:30 |
|
ArmNeon
|
2d Arm Neon sdot op, and lowering to the intrinsic.
|
2021-06-10 14:36:39 -07:00 |
|
ArmSVE
|
[mlir][ArmSVE] Add basic load/store operations
|
2021-06-09 15:53:40 +01:00 |
|
Async
|
[mlir:Async] Add an async reference counting pass based on the user defined policy
|
2021-06-29 12:53:09 -07:00 |
|
Builtin
|
[mlir] Add a new builtin `unrealized_conversion_cast` operation
|
2021-01-20 16:28:18 -08:00 |
|
Complex
|
Add Log1pOp to complex dialect.
|
2021-07-07 11:33:54 +02:00 |
|
DLTI
|
[mlir] support data layout specs on ModuleOp
|
2021-03-24 15:13:38 +01:00 |
|
EmitC
|
[mlir] Change custom syntax of emitc.include op to resemble C
|
2021-07-05 16:40:05 +02:00 |
|
GPU
|
[Testsuite] Change these tests to only have a single verification error, NFC.
|
2021-06-13 21:36:31 -07:00 |
|
LLVMIR
|
[mlir][LLVMIR] Fold ExtractValueOp coming from InsertValueOp
|
2021-06-23 10:04:24 +00:00 |
|
Linalg
|
[mlir] Add support for tensor.extract to comprehensive bufferization
|
2021-07-13 09:54:46 -07:00 |
|
Math
|
[mlir] Check generated IR of math_polynomial_approx.mlir
|
2021-05-05 16:42:48 -07:00 |
|
MemRef
|
Revert "[mlir][MemRef] Fix DimOp folding of OffsetSizeAndStrideInterface."
|
2021-07-08 10:09:00 +00:00 |
|
OpenACC
|
[mlir][openacc] Add canonicalization for standalone data operations for if condition
|
2021-06-07 11:40:59 -04:00 |
|
OpenMP
|
[mlir] add support for reductions in OpenMP WsLoopOp
|
2021-07-09 17:54:20 +02:00 |
|
PDL
|
[mlir][PDL] Add support for variadic operands and results in PDL
|
2021-03-16 13:20:18 -07:00 |
|
PDLInterp
|
[mlir][PDL] Add support for variadic operands and results in the PDL Interpreter
|
2021-03-16 13:20:19 -07:00 |
|
Quant
|
[testsuite] Make testsuite more stable vs canonicalization change. NFC.
|
2021-03-19 18:11:12 -07:00 |
|
SCF
|
[MLIR][SCF] Inline ExecuteRegion if parent can contain multiple blocks
|
2021-06-30 10:03:22 -04:00 |
|
SPIRV
|
[mlir][spirv] Use SingleBlock + NoTerminator for spv.module
|
2021-06-09 14:00:06 -04:00 |
|
Shape
|
[MLIR][Shape] Remove duplicate operands of `shape.assuming_all` op
|
2021-05-31 14:37:55 +02:00 |
|
SparseTensor
|
[mlir][sparse] add support for AND and OR operations
|
2021-07-12 17:47:18 -07:00 |
|
Standard
|
[mlir] Move BufferizeDimOp to Tensor/Transforms/Bufferize.cpp
|
2021-07-02 10:05:59 +09:00 |
|
Tensor
|
Revert "[mlir][MemRef] Fix DimOp folding of OffsetSizeAndStrideInterface."
|
2021-07-08 10:09:00 +00:00 |
|
Tosa
|
[mlir][tosa] Added shape propagation for TOSA pool operations.
|
2021-07-12 15:40:49 -07:00 |
|
Vector
|
[mlir][vector] Refactor Vector Unrolling and remove Tuple ops
|
2021-07-07 11:11:26 -07:00 |
|
X86Vector
|
[mlir][vector][avx] add AVX dot product to X86Vector dialect with lowering
|
2021-04-15 15:01:39 -07:00 |
|
traits.mlir
|
[mlir] Fix broadcasting check with 1 values
|
2021-07-11 20:41:33 -07:00 |
ae4cea38f1