| .. |
|
AArch64
|
[CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.
|
2017-12-07 10:40:31 +00:00 |
|
AMDGPU
|
AMDGPU: Add num spilled s/vgprs to metadata
|
2017-11-28 17:51:08 +00:00 |
|
ARM
|
[DWARFv5] Emit v5 line table header.
|
2017-12-05 20:35:00 +00:00 |
|
AVR
|
[AVR] Override ParseDirective
|
2017-12-07 06:56:09 +00:00 |
|
AsmParser
|
[CodeGen] Unify MBB reference format in both MIR and debug output
|
2017-12-04 17:18:51 +00:00 |
|
BPF
|
bpf: print backward branch target properly
|
2017-11-16 19:15:36 +00:00 |
|
COFF
|
[CodeGen] Unify MBB reference format in both MIR and debug output
|
2017-12-04 17:18:51 +00:00 |
|
Disassembler
|
[ARC] Add instruction subset for the ARC backend.
|
2017-12-02 05:25:17 +00:00 |
|
ELF
|
Re-submit r289925 (Update .debug_line section version to match DWARF version)
|
2017-12-04 21:27:46 +00:00 |
|
Hexagon
|
[Hexagon] Remove trailing spaces, NFC
|
2017-11-22 20:43:00 +00:00 |
|
Lanai
|
[lanai] Add more tests for assembly of conditional ALU ops
|
2016-07-11 17:58:16 +00:00 |
|
MachO
|
[MC/Dwarf] Use the older DWARF linetables format on Darwin.
|
2017-12-07 00:57:25 +00:00 |
|
Markup
|
…
|
|
|
Mips
|
[mips] Fix definition of 'bc' instruction
|
2017-12-06 12:42:49 +00:00 |
|
PowerPC
|
[CodeGen] Unify MBB reference format in both MIR and debug output
|
2017-12-04 17:18:51 +00:00 |
|
RISCV
|
[RISCV] MC layer support for the jump/branch instructions of the RVC extension
|
2017-12-07 13:19:57 +00:00 |
|
Sparc
|
[Sparc] invalid adjustments in TLS_LE/TLS_LDO relocations removed
|
2017-07-25 15:28:28 +00:00 |
|
SystemZ
|
[SystemZ, AsmParser] Enable the mnemonic spell corrector.
|
2017-07-18 09:17:00 +00:00 |
|
WebAssembly
|
Revert "[WebAssembly] Import the linear memory and function table."
|
2017-12-07 03:05:45 +00:00 |
|
X86
|
[X86][FMA][FMA4]: Adding full coverage of MC encoding for the FMA, FMA4 isa sets.<NFC>
|
2017-12-07 09:16:34 +00:00 |
f8f4b90544