.. |
AArch64
|
[AArch64] Updating .arch_extension negative tests
|
2020-12-18 15:57:11 +00:00 |
AMDGPU
|
[AMDGPU][MC][NFC] Lit tests cleanup
|
2020-12-21 20:04:02 +03:00 |
ARM
|
[llvm-readobj] - For SHT_REL relocations, don't display an addend.
|
2020-12-14 12:03:00 +03:00 |
AVR
|
[AVRInstPrinter] printOperand: support llvm-objdump --print-imm-hex
|
2020-07-12 08:14:52 -07:00 |
AsmParser
|
[AsmParser] make .ascii support spaces as separators
|
2020-12-20 22:41:00 -08:00 |
BPF
|
[test] llvm/test/: change llvm-objdump single-dash long options to double-dash options
|
2020-03-15 17:46:23 -07:00 |
COFF
|
[CodeView] Fix inline sites that are missing code offsets.
|
2020-12-07 13:01:53 -08:00 |
Disassembler
|
[AMDGPU][MC][NFC] Lit tests cleanup
|
2020-12-21 20:04:02 +03:00 |
ELF
|
[MC] Report locations for .symver errors
|
2020-12-20 21:04:12 -08:00 |
Hexagon
|
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
|
2020-07-20 10:39:04 +01:00 |
Lanai
|
…
|
|
MSP430
|
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
|
2020-07-20 10:39:04 +01:00 |
MachO
|
[Triple][MachO] Define "arm64e", an AArch64 subarch for Pointer Auth.
|
2020-12-03 07:53:59 -08:00 |
Mips
|
[MC][ELF] Allow STT_SECTION referencing SHF_MERGE on REL targets
|
2020-12-20 18:37:14 -08:00 |
PowerPC
|
[PowerPC] Correct the bit-width definition for some imm operand in td.
|
2020-12-08 03:20:12 +00:00 |
RISCV
|
[RISCV] V does not imply F.
|
2020-12-17 10:57:36 +08:00 |
Sparc
|
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
|
2020-07-20 10:39:04 +01:00 |
SystemZ
|
[SystemZ] Adding extra extended mnemonics for SystemZ target
|
2020-12-02 08:25:31 -05:00 |
VE
|
[VE] Add missing BCR format
|
2020-10-29 23:30:49 +09:00 |
WebAssembly
|
[WebAssembly] Support COMDAT sections in assembly syntax
|
2020-12-10 16:43:59 -08:00 |
X86
|
[X86] Teach assembler to accept vmsave/vmload/vmrun/invlpga/skinit with or without the fixed register operands
|
2020-12-19 11:01:55 -08:00 |