forked from OSchip/llvm-project
88 lines
2.7 KiB
LLVM
88 lines
2.7 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl \
|
|
; RUN: --check-prefixes=CHECK,BE
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl \
|
|
; RUN: --check-prefixes=CHECK,LE
|
|
|
|
@glob = local_unnamed_addr global i32 0, align 4
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_iltui(i32 zeroext %a, i32 zeroext %b) {
|
|
; CHECK-LABEL: test_iltui:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: sub r3, r3, r4
|
|
; CHECK-NEXT: rldicl r3, r3, 1, 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%cmp = icmp ult i32 %a, %b
|
|
%conv = zext i1 %cmp to i32
|
|
ret i32 %conv
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define signext i32 @test_iltui_sext(i32 zeroext %a, i32 zeroext %b) {
|
|
; CHECK-LABEL: test_iltui_sext:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: sub r3, r3, r4
|
|
; CHECK-NEXT: sradi r3, r3, 63
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%cmp = icmp ult i32 %a, %b
|
|
%sub = sext i1 %cmp to i32
|
|
ret i32 %sub
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_iltui_store(i32 zeroext %a, i32 zeroext %b) {
|
|
; BE-LABEL: test_iltui_store:
|
|
; BE: # %bb.0: # %entry
|
|
; BE-NEXT: addis r5, r2, .LC0@toc@ha
|
|
; BE-NEXT: sub r3, r3, r4
|
|
; BE-NEXT: ld r5, .LC0@toc@l(r5)
|
|
; BE-NEXT: rldicl r3, r3, 1, 63
|
|
; BE-NEXT: stw r3, 0(r5)
|
|
; BE-NEXT: blr
|
|
;
|
|
; LE-LABEL: test_iltui_store:
|
|
; LE: # %bb.0: # %entry
|
|
; LE-NEXT: sub r3, r3, r4
|
|
; LE-NEXT: addis r5, r2, glob@toc@ha
|
|
; LE-NEXT: rldicl r3, r3, 1, 63
|
|
; LE-NEXT: stw r3, glob@toc@l(r5)
|
|
; LE-NEXT: blr
|
|
entry:
|
|
%cmp = icmp ult i32 %a, %b
|
|
%conv = zext i1 %cmp to i32
|
|
store i32 %conv, i32* @glob, align 4
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_iltui_sext_store(i32 zeroext %a, i32 zeroext %b) {
|
|
; BE-LABEL: test_iltui_sext_store:
|
|
; BE: # %bb.0: # %entry
|
|
; BE-NEXT: addis r5, r2, .LC0@toc@ha
|
|
; BE-NEXT: sub r3, r3, r4
|
|
; BE-NEXT: ld r5, .LC0@toc@l(r5)
|
|
; BE-NEXT: sradi r3, r3, 63
|
|
; BE-NEXT: stw r3, 0(r5)
|
|
; BE-NEXT: blr
|
|
;
|
|
; LE-LABEL: test_iltui_sext_store:
|
|
; LE: # %bb.0: # %entry
|
|
; LE-NEXT: sub r3, r3, r4
|
|
; LE-NEXT: addis r5, r2, glob@toc@ha
|
|
; LE-NEXT: sradi r3, r3, 63
|
|
; LE-NEXT: stw r3, glob@toc@l(r5)
|
|
; LE-NEXT: blr
|
|
entry:
|
|
%cmp = icmp ult i32 %a, %b
|
|
%sub = sext i1 %cmp to i32
|
|
store i32 %sub, i32* @glob, align 4
|
|
ret void
|
|
}
|