forked from OSchip/llvm-project
bf3b86bc2f
Assembler now permits pairs like 'v0:1', which are encoded differently from the odd-first pairs like 'v1:0'. The compiler will require more work to leverage these new register pairs. |
||
---|---|---|
.. | ||
CMakeLists.txt | ||
HexagonDisassembler.cpp | ||
LLVMBuild.txt |