forked from OSchip/llvm-project
49 lines
1.6 KiB
ArmAsm
49 lines
1.6 KiB
ArmAsm
// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve 2>&1 < %s| FileCheck %s
|
|
|
|
// ------------------------------------------------------------------------- //
|
|
// Invalid result register
|
|
|
|
decp sp, p0
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand
|
|
// CHECK-NEXT: decp sp, p0
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
decp z0.b, p0
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
|
// CHECK-NEXT: decp z0.b, p0
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
|
|
// ------------------------------------------------------------------------- //
|
|
// Invalid predicate operand
|
|
|
|
decp x0, p0
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
|
|
// CHECK-NEXT: decp x0, p0
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
decp x0, p0/z
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
|
|
// CHECK-NEXT: decp x0, p0/z
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
decp x0, p0/m
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
|
|
// CHECK-NEXT: decp x0, p0/m
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
decp x0, p0.q
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
|
|
// CHECK-NEXT: decp x0, p0.q
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Negative tests for instructions that are incompatible with movprfx
|
|
|
|
movprfx z31.d, p7/z, z6.d
|
|
decp z31.d, p7
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a predicated movprfx, suggest using unpredicated movprfx
|
|
// CHECK-NEXT: decp z31.d, p7
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|