forked from OSchip/llvm-project
130 lines
2.9 KiB
LLVM
130 lines
2.9 KiB
LLVM
; Test 32-bit ANDs in which the second operand is variable.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
|
|
|
|
; Check NR.
|
|
define i32 @f1(i32 %a, i32 %b) {
|
|
; CHECK: f1:
|
|
; CHECK: nr %r2, %r3
|
|
; CHECK: br %r14
|
|
%and = and i32 %a, %b
|
|
ret i32 %and
|
|
}
|
|
|
|
; Check the low end of the N range.
|
|
define i32 @f2(i32 %a, i32 *%src) {
|
|
; CHECK: f2:
|
|
; CHECK: n %r2, 0(%r3)
|
|
; CHECK: br %r14
|
|
%b = load i32 *%src
|
|
%and = and i32 %a, %b
|
|
ret i32 %and
|
|
}
|
|
|
|
; Check the high end of the aligned N range.
|
|
define i32 @f3(i32 %a, i32 *%src) {
|
|
; CHECK: f3:
|
|
; CHECK: n %r2, 4092(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 1023
|
|
%b = load i32 *%ptr
|
|
%and = and i32 %a, %b
|
|
ret i32 %and
|
|
}
|
|
|
|
; Check the next word up, which should use NY instead of N.
|
|
define i32 @f4(i32 %a, i32 *%src) {
|
|
; CHECK: f4:
|
|
; CHECK: ny %r2, 4096(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 1024
|
|
%b = load i32 *%ptr
|
|
%and = and i32 %a, %b
|
|
ret i32 %and
|
|
}
|
|
|
|
; Check the high end of the aligned NY range.
|
|
define i32 @f5(i32 %a, i32 *%src) {
|
|
; CHECK: f5:
|
|
; CHECK: ny %r2, 524284(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 131071
|
|
%b = load i32 *%ptr
|
|
%and = and i32 %a, %b
|
|
ret i32 %and
|
|
}
|
|
|
|
; Check the next word up, which needs separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define i32 @f6(i32 %a, i32 *%src) {
|
|
; CHECK: f6:
|
|
; CHECK: agfi %r3, 524288
|
|
; CHECK: n %r2, 0(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 131072
|
|
%b = load i32 *%ptr
|
|
%and = and i32 %a, %b
|
|
ret i32 %and
|
|
}
|
|
|
|
; Check the high end of the negative aligned NY range.
|
|
define i32 @f7(i32 %a, i32 *%src) {
|
|
; CHECK: f7:
|
|
; CHECK: ny %r2, -4(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 -1
|
|
%b = load i32 *%ptr
|
|
%and = and i32 %a, %b
|
|
ret i32 %and
|
|
}
|
|
|
|
; Check the low end of the NY range.
|
|
define i32 @f8(i32 %a, i32 *%src) {
|
|
; CHECK: f8:
|
|
; CHECK: ny %r2, -524288(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 -131072
|
|
%b = load i32 *%ptr
|
|
%and = and i32 %a, %b
|
|
ret i32 %and
|
|
}
|
|
|
|
; Check the next word down, which needs separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define i32 @f9(i32 %a, i32 *%src) {
|
|
; CHECK: f9:
|
|
; CHECK: agfi %r3, -524292
|
|
; CHECK: n %r2, 0(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 -131073
|
|
%b = load i32 *%ptr
|
|
%and = and i32 %a, %b
|
|
ret i32 %and
|
|
}
|
|
|
|
; Check that N allows an index.
|
|
define i32 @f10(i32 %a, i64 %src, i64 %index) {
|
|
; CHECK: f10:
|
|
; CHECK: n %r2, 4092({{%r4,%r3|%r3,%r4}})
|
|
; CHECK: br %r14
|
|
%add1 = add i64 %src, %index
|
|
%add2 = add i64 %add1, 4092
|
|
%ptr = inttoptr i64 %add2 to i32 *
|
|
%b = load i32 *%ptr
|
|
%and = and i32 %a, %b
|
|
ret i32 %and
|
|
}
|
|
|
|
; Check that NY allows an index.
|
|
define i32 @f11(i32 %a, i64 %src, i64 %index) {
|
|
; CHECK: f11:
|
|
; CHECK: ny %r2, 4096({{%r4,%r3|%r3,%r4}})
|
|
; CHECK: br %r14
|
|
%add1 = add i64 %src, %index
|
|
%add2 = add i64 %add1, 4096
|
|
%ptr = inttoptr i64 %add2 to i32 *
|
|
%b = load i32 *%ptr
|
|
%and = and i32 %a, %b
|
|
ret i32 %and
|
|
}
|