forked from OSchip/llvm-project
958 lines
45 KiB
YAML
958 lines
45 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -march=amdgcn -verify-machineinstrs -run-pass=si-lower-control-flow -amdgpu-remove-redundant-endcf %s -o - | FileCheck -check-prefix=GCN %s
|
|
|
|
# Make sure dbg_value doesn't change codeegn when collapsing end_cf
|
|
---
|
|
name: simple_nested_if_dbg_value
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$vgpr0', virtual-reg: '%0' }
|
|
- { reg: '$sgpr0_sgpr1', virtual-reg: '%1' }
|
|
machineFunctionInfo:
|
|
isEntryFunction: true
|
|
body: |
|
|
; GCN-LABEL: name: simple_nested_if_dbg_value
|
|
; GCN: bb.0:
|
|
; GCN: successors: %bb.1(0x40000000), %bb.4(0x40000000)
|
|
; GCN: liveins: $vgpr0, $sgpr0_sgpr1
|
|
; GCN: [[COPY:%[0-9]+]]:sgpr_64 = COPY $sgpr0_sgpr1
|
|
; GCN: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN: [[V_CMP_LT_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_LT_U32_e64 1, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY2:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY2]], [[V_CMP_LT_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.4, implicit $exec
|
|
; GCN: bb.1:
|
|
; GCN: successors: %bb.2(0x40000000), %bb.3(0x40000000)
|
|
; GCN: undef %4.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM [[COPY]], 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
; GCN: undef %5.sub0:vreg_64 = V_LSHLREV_B32_e32 2, [[COPY1]], implicit $exec
|
|
; GCN: %5.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: [[COPY3:%[0-9]+]]:vgpr_32 = COPY %4.sub1
|
|
; GCN: undef %7.sub0:vreg_64, %8:sreg_64_xexec = V_ADD_I32_e64 %4.sub0, %5.sub0, 0, implicit $exec
|
|
; GCN: %7.sub1:vreg_64, dead %9:sreg_64_xexec = V_ADDC_U32_e64 0, [[COPY3]], %8, 0, implicit $exec
|
|
; GCN: %4.sub3:sgpr_128 = S_MOV_B32 61440
|
|
; GCN: %4.sub2:sgpr_128 = S_MOV_B32 0
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 %5.sub1, %5, %4, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: [[V_CMP_NE_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_NE_U32_e64 2, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY4:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_1:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY4]], [[V_CMP_NE_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_1]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.3, implicit $exec
|
|
; GCN: bb.2:
|
|
; GCN: successors: %bb.3(0x80000000)
|
|
; GCN: %4.sub0:sgpr_128 = COPY %4.sub2
|
|
; GCN: %4.sub1:sgpr_128 = COPY %4.sub2
|
|
; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 [[V_MOV_B32_e32_]], %7, %4, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: bb.3:
|
|
; GCN: successors: %bb.4(0x80000000)
|
|
; GCN: DBG_VALUE
|
|
; GCN: bb.4:
|
|
; GCN: $exec = S_OR_B64 $exec, [[COPY2]], implicit-def $scc
|
|
; GCN: DBG_VALUE
|
|
; GCN: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
; GCN: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: $m0 = S_MOV_B32 -1
|
|
; GCN: DS_WRITE_B32 [[V_MOV_B32_e32_2]], [[V_MOV_B32_e32_1]], 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
; GCN: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.4
|
|
liveins: $vgpr0, $sgpr0_sgpr1
|
|
|
|
%1:sgpr_64 = COPY $sgpr0_sgpr1
|
|
%0:vgpr_32 = COPY $vgpr0
|
|
%2:sreg_64 = V_CMP_LT_U32_e64 1, %0, implicit $exec
|
|
%3:sreg_64 = SI_IF %2:sreg_64, %bb.4, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.2, %bb.3
|
|
|
|
undef %5.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM %1, 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
undef %6.sub0:vreg_64 = V_LSHLREV_B32_e32 2, %0, implicit $exec
|
|
%6.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
%7:vgpr_32 = COPY %5.sub1
|
|
undef %8.sub0:vreg_64, %9:sreg_64_xexec = V_ADD_I32_e64 %5.sub0, %6.sub0, 0, implicit $exec
|
|
%8.sub1:vreg_64, dead %10:sreg_64_xexec = V_ADDC_U32_e64 0, %7, %9, 0, implicit $exec
|
|
%5.sub3:sgpr_128 = S_MOV_B32 61440
|
|
%5.sub2:sgpr_128 = S_MOV_B32 0
|
|
BUFFER_STORE_DWORD_ADDR64 %6.sub1, %6, %5, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
%11:sreg_64 = V_CMP_NE_U32_e64 2, %0, implicit $exec
|
|
%12:sreg_64 = SI_IF %11:sreg_64, %bb.3, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.2:
|
|
%5.sub0:sgpr_128 = COPY %5.sub2
|
|
%5.sub1:sgpr_128 = COPY %5.sub2
|
|
%14:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
BUFFER_STORE_DWORD_ADDR64 %14, %8, %5, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
|
|
bb.3:
|
|
SI_END_CF %12:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
DBG_VALUE
|
|
|
|
bb.4:
|
|
DBG_VALUE
|
|
SI_END_CF %3:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
%15:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
%16:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
$m0 = S_MOV_B32 -1
|
|
DS_WRITE_B32 %16, %15, 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
S_ENDPGM 0
|
|
|
|
...
|
|
|
|
# Empty block separates the collapsable s_or_b64
|
|
---
|
|
name: simple_nested_if_empty_block_between
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$vgpr0', virtual-reg: '%0' }
|
|
- { reg: '$sgpr0_sgpr1', virtual-reg: '%1' }
|
|
machineFunctionInfo:
|
|
isEntryFunction: true
|
|
body: |
|
|
; GCN-LABEL: name: simple_nested_if_empty_block_between
|
|
; GCN: bb.0:
|
|
; GCN: successors: %bb.1(0x40000000), %bb.5(0x40000000)
|
|
; GCN: liveins: $vgpr0, $sgpr0_sgpr1
|
|
; GCN: [[COPY:%[0-9]+]]:sgpr_64 = COPY $sgpr0_sgpr1
|
|
; GCN: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN: [[V_CMP_LT_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_LT_U32_e64 1, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY2:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY2]], [[V_CMP_LT_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.5, implicit $exec
|
|
; GCN: bb.1:
|
|
; GCN: successors: %bb.2(0x40000000), %bb.3(0x40000000)
|
|
; GCN: undef %4.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM [[COPY]], 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
; GCN: undef %5.sub0:vreg_64 = V_LSHLREV_B32_e32 2, [[COPY1]], implicit $exec
|
|
; GCN: %5.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: [[COPY3:%[0-9]+]]:vgpr_32 = COPY %4.sub1
|
|
; GCN: undef %7.sub0:vreg_64, %8:sreg_64_xexec = V_ADD_I32_e64 %4.sub0, %5.sub0, 0, implicit $exec
|
|
; GCN: %7.sub1:vreg_64, dead %9:sreg_64_xexec = V_ADDC_U32_e64 0, [[COPY3]], %8, 0, implicit $exec
|
|
; GCN: %4.sub3:sgpr_128 = S_MOV_B32 61440
|
|
; GCN: %4.sub2:sgpr_128 = S_MOV_B32 0
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 %5.sub1, %5, %4, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: [[V_CMP_NE_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_NE_U32_e64 2, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY4:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_1:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY4]], [[V_CMP_NE_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_1]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.3, implicit $exec
|
|
; GCN: bb.2:
|
|
; GCN: successors: %bb.3(0x80000000)
|
|
; GCN: %4.sub0:sgpr_128 = COPY %4.sub2
|
|
; GCN: %4.sub1:sgpr_128 = COPY %4.sub2
|
|
; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 [[V_MOV_B32_e32_]], %7, %4, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: bb.3:
|
|
; GCN: successors: %bb.4(0x80000000)
|
|
; GCN: bb.4:
|
|
; GCN: successors: %bb.5(0x80000000)
|
|
; GCN: bb.5:
|
|
; GCN: $exec = S_OR_B64 $exec, [[COPY2]], implicit-def $scc
|
|
; GCN: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
; GCN: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: $m0 = S_MOV_B32 -1
|
|
; GCN: DS_WRITE_B32 [[V_MOV_B32_e32_2]], [[V_MOV_B32_e32_1]], 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
; GCN: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.4
|
|
liveins: $vgpr0, $sgpr0_sgpr1
|
|
|
|
%1:sgpr_64 = COPY $sgpr0_sgpr1
|
|
%0:vgpr_32 = COPY $vgpr0
|
|
%2:sreg_64 = V_CMP_LT_U32_e64 1, %0, implicit $exec
|
|
%3:sreg_64 = SI_IF %2:sreg_64, %bb.4, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.2, %bb.3
|
|
|
|
undef %5.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM %1, 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
undef %6.sub0:vreg_64 = V_LSHLREV_B32_e32 2, %0, implicit $exec
|
|
%6.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
%7:vgpr_32 = COPY %5.sub1
|
|
undef %8.sub0:vreg_64, %9:sreg_64_xexec = V_ADD_I32_e64 %5.sub0, %6.sub0, 0, implicit $exec
|
|
%8.sub1:vreg_64, dead %10:sreg_64_xexec = V_ADDC_U32_e64 0, %7, %9, 0, implicit $exec
|
|
%5.sub3:sgpr_128 = S_MOV_B32 61440
|
|
%5.sub2:sgpr_128 = S_MOV_B32 0
|
|
BUFFER_STORE_DWORD_ADDR64 %6.sub1, %6, %5, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
%11:sreg_64 = V_CMP_NE_U32_e64 2, %0, implicit $exec
|
|
%12:sreg_64 = SI_IF %11:sreg_64, %bb.3, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.2:
|
|
%5.sub0:sgpr_128 = COPY %5.sub2
|
|
%5.sub1:sgpr_128 = COPY %5.sub2
|
|
%14:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
BUFFER_STORE_DWORD_ADDR64 %14, %8, %5, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
|
|
bb.3:
|
|
SI_END_CF %12:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.5:
|
|
|
|
bb.4:
|
|
SI_END_CF %3:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
%15:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
%16:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
$m0 = S_MOV_B32 -1
|
|
DS_WRITE_B32 %16, %15, 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
S_ENDPGM 0
|
|
|
|
...
|
|
|
|
# Effectively empty block separates the collapsable s_or_b64
|
|
---
|
|
name: simple_nested_if_empty_block_dbg_between
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$vgpr0', virtual-reg: '%0' }
|
|
- { reg: '$sgpr0_sgpr1', virtual-reg: '%1' }
|
|
machineFunctionInfo:
|
|
isEntryFunction: true
|
|
body: |
|
|
; GCN-LABEL: name: simple_nested_if_empty_block_dbg_between
|
|
; GCN: bb.0:
|
|
; GCN: successors: %bb.1(0x40000000), %bb.5(0x40000000)
|
|
; GCN: liveins: $vgpr0, $sgpr0_sgpr1
|
|
; GCN: [[COPY:%[0-9]+]]:sgpr_64 = COPY $sgpr0_sgpr1
|
|
; GCN: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN: [[V_CMP_LT_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_LT_U32_e64 1, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY2:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY2]], [[V_CMP_LT_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.5, implicit $exec
|
|
; GCN: bb.1:
|
|
; GCN: successors: %bb.2(0x40000000), %bb.3(0x40000000)
|
|
; GCN: undef %4.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM [[COPY]], 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
; GCN: undef %5.sub0:vreg_64 = V_LSHLREV_B32_e32 2, [[COPY1]], implicit $exec
|
|
; GCN: %5.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: [[COPY3:%[0-9]+]]:vgpr_32 = COPY %4.sub1
|
|
; GCN: undef %7.sub0:vreg_64, %8:sreg_64_xexec = V_ADD_I32_e64 %4.sub0, %5.sub0, 0, implicit $exec
|
|
; GCN: %7.sub1:vreg_64, dead %9:sreg_64_xexec = V_ADDC_U32_e64 0, [[COPY3]], %8, 0, implicit $exec
|
|
; GCN: %4.sub3:sgpr_128 = S_MOV_B32 61440
|
|
; GCN: %4.sub2:sgpr_128 = S_MOV_B32 0
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 %5.sub1, %5, %4, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: [[V_CMP_NE_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_NE_U32_e64 2, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY4:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_1:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY4]], [[V_CMP_NE_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_1]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.3, implicit $exec
|
|
; GCN: bb.2:
|
|
; GCN: successors: %bb.3(0x80000000)
|
|
; GCN: %4.sub0:sgpr_128 = COPY %4.sub2
|
|
; GCN: %4.sub1:sgpr_128 = COPY %4.sub2
|
|
; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 [[V_MOV_B32_e32_]], %7, %4, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: bb.3:
|
|
; GCN: successors: %bb.4(0x80000000)
|
|
; GCN: bb.4:
|
|
; GCN: successors: %bb.5(0x80000000)
|
|
; GCN: DBG_VALUE
|
|
; GCN: bb.5:
|
|
; GCN: $exec = S_OR_B64 $exec, [[COPY2]], implicit-def $scc
|
|
; GCN: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
; GCN: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: $m0 = S_MOV_B32 -1
|
|
; GCN: DS_WRITE_B32 [[V_MOV_B32_e32_2]], [[V_MOV_B32_e32_1]], 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
; GCN: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.4
|
|
liveins: $vgpr0, $sgpr0_sgpr1
|
|
|
|
%1:sgpr_64 = COPY $sgpr0_sgpr1
|
|
%0:vgpr_32 = COPY $vgpr0
|
|
%2:sreg_64 = V_CMP_LT_U32_e64 1, %0, implicit $exec
|
|
%3:sreg_64 = SI_IF %2:sreg_64, %bb.4, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.2, %bb.3
|
|
|
|
undef %5.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM %1, 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
undef %6.sub0:vreg_64 = V_LSHLREV_B32_e32 2, %0, implicit $exec
|
|
%6.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
%7:vgpr_32 = COPY %5.sub1
|
|
undef %8.sub0:vreg_64, %9:sreg_64_xexec = V_ADD_I32_e64 %5.sub0, %6.sub0, 0, implicit $exec
|
|
%8.sub1:vreg_64, dead %10:sreg_64_xexec = V_ADDC_U32_e64 0, %7, %9, 0, implicit $exec
|
|
%5.sub3:sgpr_128 = S_MOV_B32 61440
|
|
%5.sub2:sgpr_128 = S_MOV_B32 0
|
|
BUFFER_STORE_DWORD_ADDR64 %6.sub1, %6, %5, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
%11:sreg_64 = V_CMP_NE_U32_e64 2, %0, implicit $exec
|
|
%12:sreg_64 = SI_IF %11:sreg_64, %bb.3, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.2:
|
|
%5.sub0:sgpr_128 = COPY %5.sub2
|
|
%5.sub1:sgpr_128 = COPY %5.sub2
|
|
%14:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
BUFFER_STORE_DWORD_ADDR64 %14, %8, %5, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
|
|
bb.3:
|
|
SI_END_CF %12:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.5:
|
|
DBG_VALUE
|
|
|
|
bb.4:
|
|
SI_END_CF %3:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
%15:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
%16:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
$m0 = S_MOV_B32 -1
|
|
DS_WRITE_B32 %16, %15, 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
S_ENDPGM 0
|
|
|
|
...
|
|
|
|
---
|
|
name: skip_salu_and_meta_insts_find_first
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$vgpr0', virtual-reg: '%0' }
|
|
- { reg: '$sgpr0_sgpr1', virtual-reg: '%1' }
|
|
machineFunctionInfo:
|
|
isEntryFunction: true
|
|
body: |
|
|
; GCN-LABEL: name: skip_salu_and_meta_insts_find_first
|
|
; GCN: bb.0:
|
|
; GCN: successors: %bb.1(0x40000000), %bb.4(0x40000000)
|
|
; GCN: liveins: $vgpr0, $sgpr0_sgpr1
|
|
; GCN: [[COPY:%[0-9]+]]:sgpr_64 = COPY $sgpr0_sgpr1
|
|
; GCN: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN: [[V_CMP_LT_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_LT_U32_e64 1, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY2:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY2]], [[V_CMP_LT_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.4, implicit $exec
|
|
; GCN: bb.1:
|
|
; GCN: successors: %bb.2(0x40000000), %bb.3(0x40000000)
|
|
; GCN: undef %4.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM [[COPY]], 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
; GCN: undef %5.sub0:vreg_64 = V_LSHLREV_B32_e32 2, [[COPY1]], implicit $exec
|
|
; GCN: %5.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: [[COPY3:%[0-9]+]]:vgpr_32 = COPY %4.sub1
|
|
; GCN: undef %7.sub0:vreg_64, %8:sreg_64_xexec = V_ADD_I32_e64 %4.sub0, %5.sub0, 0, implicit $exec
|
|
; GCN: %7.sub1:vreg_64, dead %9:sreg_64_xexec = V_ADDC_U32_e64 0, [[COPY3]], %8, 0, implicit $exec
|
|
; GCN: %4.sub3:sgpr_128 = S_MOV_B32 61440
|
|
; GCN: %4.sub2:sgpr_128 = S_MOV_B32 0
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 %5.sub1, %5, %4, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: [[V_CMP_NE_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_NE_U32_e64 2, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY4:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_1:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY4]], [[V_CMP_NE_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_1]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.3, implicit $exec
|
|
; GCN: bb.2:
|
|
; GCN: successors: %bb.3(0x80000000)
|
|
; GCN: %4.sub0:sgpr_128 = COPY %4.sub2
|
|
; GCN: %4.sub1:sgpr_128 = COPY %4.sub2
|
|
; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 [[V_MOV_B32_e32_]], %7, %4, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: bb.3:
|
|
; GCN: successors: %bb.4(0x80000000)
|
|
; GCN: [[DEF:%[0-9]+]]:sgpr_32 = IMPLICIT_DEF
|
|
; GCN: [[S_BREV_B32_:%[0-9]+]]:sgpr_32 = S_BREV_B32 [[DEF]]
|
|
; GCN: KILL [[DEF]]
|
|
; GCN: bb.4:
|
|
; GCN: $exec = S_OR_B64 $exec, [[COPY2]], implicit-def $scc
|
|
; GCN: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
; GCN: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: $m0 = S_MOV_B32 -1
|
|
; GCN: DS_WRITE_B32 [[V_MOV_B32_e32_2]], [[V_MOV_B32_e32_1]], 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
; GCN: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.4
|
|
liveins: $vgpr0, $sgpr0_sgpr1
|
|
|
|
%1:sgpr_64 = COPY $sgpr0_sgpr1
|
|
%0:vgpr_32 = COPY $vgpr0
|
|
%2:sreg_64 = V_CMP_LT_U32_e64 1, %0, implicit $exec
|
|
%3:sreg_64 = SI_IF %2:sreg_64, %bb.4, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.2, %bb.3
|
|
|
|
undef %5.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM %1, 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
undef %6.sub0:vreg_64 = V_LSHLREV_B32_e32 2, %0, implicit $exec
|
|
%6.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
%7:vgpr_32 = COPY %5.sub1
|
|
undef %8.sub0:vreg_64, %9:sreg_64_xexec = V_ADD_I32_e64 %5.sub0, %6.sub0, 0, implicit $exec
|
|
%8.sub1:vreg_64, dead %10:sreg_64_xexec = V_ADDC_U32_e64 0, %7, %9, 0, implicit $exec
|
|
%5.sub3:sgpr_128 = S_MOV_B32 61440
|
|
%5.sub2:sgpr_128 = S_MOV_B32 0
|
|
BUFFER_STORE_DWORD_ADDR64 %6.sub1, %6, %5, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
%11:sreg_64 = V_CMP_NE_U32_e64 2, %0, implicit $exec
|
|
%12:sreg_64 = SI_IF %11:sreg_64, %bb.3, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.2:
|
|
%5.sub0:sgpr_128 = COPY %5.sub2
|
|
%5.sub1:sgpr_128 = COPY %5.sub2
|
|
%14:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
BUFFER_STORE_DWORD_ADDR64 %14, %8, %5, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
|
|
bb.3:
|
|
%15:sgpr_32 = IMPLICIT_DEF
|
|
%16:sgpr_32 = S_BREV_B32 %15
|
|
KILL %15
|
|
SI_END_CF %12:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.4:
|
|
SI_END_CF %3:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
%17:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
%18:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
$m0 = S_MOV_B32 -1
|
|
DS_WRITE_B32 %18, %17, 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
S_ENDPGM 0
|
|
|
|
...
|
|
|
|
# Make sure SALU instructions, meta instructions, and SGPR->SGPR
|
|
# copies are skipped.
|
|
---
|
|
name: skip_salu_and_meta_insts_after
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$vgpr0', virtual-reg: '%0' }
|
|
- { reg: '$sgpr0_sgpr1', virtual-reg: '%1' }
|
|
machineFunctionInfo:
|
|
isEntryFunction: true
|
|
body: |
|
|
; GCN-LABEL: name: skip_salu_and_meta_insts_after
|
|
; GCN: bb.0:
|
|
; GCN: successors: %bb.1(0x40000000), %bb.4(0x40000000)
|
|
; GCN: liveins: $vgpr0, $sgpr0_sgpr1
|
|
; GCN: [[COPY:%[0-9]+]]:sgpr_64 = COPY $sgpr0_sgpr1
|
|
; GCN: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN: [[V_CMP_LT_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_LT_U32_e64 1, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY2:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY2]], [[V_CMP_LT_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.4, implicit $exec
|
|
; GCN: bb.1:
|
|
; GCN: successors: %bb.2(0x40000000), %bb.3(0x40000000)
|
|
; GCN: undef %4.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM [[COPY]], 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
; GCN: undef %5.sub0:vreg_64 = V_LSHLREV_B32_e32 2, [[COPY1]], implicit $exec
|
|
; GCN: %5.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: [[COPY3:%[0-9]+]]:vgpr_32 = COPY %4.sub1
|
|
; GCN: undef %7.sub0:vreg_64, %8:sreg_64_xexec = V_ADD_I32_e64 %4.sub0, %5.sub0, 0, implicit $exec
|
|
; GCN: %7.sub1:vreg_64, dead %9:sreg_64_xexec = V_ADDC_U32_e64 0, [[COPY3]], %8, 0, implicit $exec
|
|
; GCN: %4.sub3:sgpr_128 = S_MOV_B32 61440
|
|
; GCN: %4.sub2:sgpr_128 = S_MOV_B32 0
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 %5.sub1, %5, %4, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: [[V_CMP_NE_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_NE_U32_e64 2, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY4:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_1:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY4]], [[V_CMP_NE_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_1]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.3, implicit $exec
|
|
; GCN: bb.2:
|
|
; GCN: successors: %bb.3(0x80000000)
|
|
; GCN: %4.sub0:sgpr_128 = COPY %4.sub2
|
|
; GCN: %4.sub1:sgpr_128 = COPY %4.sub2
|
|
; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 [[V_MOV_B32_e32_]], %7, %4, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: bb.3:
|
|
; GCN: successors: %bb.4(0x80000000)
|
|
; GCN: [[DEF:%[0-9]+]]:sgpr_32 = IMPLICIT_DEF
|
|
; GCN: [[S_BREV_B32_:%[0-9]+]]:sgpr_32 = S_BREV_B32 [[DEF]]
|
|
; GCN: KILL [[DEF]]
|
|
; GCN: [[COPY5:%[0-9]+]]:sgpr_32 = COPY [[S_BREV_B32_]]
|
|
; GCN: bb.4:
|
|
; GCN: $exec = S_OR_B64 $exec, [[COPY2]], implicit-def $scc
|
|
; GCN: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
; GCN: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: $m0 = S_MOV_B32 -1
|
|
; GCN: DS_WRITE_B32 [[V_MOV_B32_e32_2]], [[V_MOV_B32_e32_1]], 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
; GCN: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.4
|
|
liveins: $vgpr0, $sgpr0_sgpr1
|
|
|
|
%1:sgpr_64 = COPY $sgpr0_sgpr1
|
|
%0:vgpr_32 = COPY $vgpr0
|
|
%2:sreg_64 = V_CMP_LT_U32_e64 1, %0, implicit $exec
|
|
%3:sreg_64 = SI_IF %2:sreg_64, %bb.4, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.2, %bb.3
|
|
|
|
undef %5.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM %1, 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
undef %6.sub0:vreg_64 = V_LSHLREV_B32_e32 2, %0, implicit $exec
|
|
%6.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
%7:vgpr_32 = COPY %5.sub1
|
|
undef %8.sub0:vreg_64, %9:sreg_64_xexec = V_ADD_I32_e64 %5.sub0, %6.sub0, 0, implicit $exec
|
|
%8.sub1:vreg_64, dead %10:sreg_64_xexec = V_ADDC_U32_e64 0, %7, %9, 0, implicit $exec
|
|
%5.sub3:sgpr_128 = S_MOV_B32 61440
|
|
%5.sub2:sgpr_128 = S_MOV_B32 0
|
|
BUFFER_STORE_DWORD_ADDR64 %6.sub1, %6, %5, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
%11:sreg_64 = V_CMP_NE_U32_e64 2, %0, implicit $exec
|
|
%12:sreg_64 = SI_IF %11:sreg_64, %bb.3, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.2:
|
|
%5.sub0:sgpr_128 = COPY %5.sub2
|
|
%5.sub1:sgpr_128 = COPY %5.sub2
|
|
%14:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
BUFFER_STORE_DWORD_ADDR64 %14, %8, %5, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
|
|
bb.3:
|
|
SI_END_CF %12:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
%15:sgpr_32 = IMPLICIT_DEF
|
|
%16:sgpr_32 = S_BREV_B32 %15
|
|
KILL %15
|
|
%19:sgpr_32 = COPY %16
|
|
|
|
bb.4:
|
|
SI_END_CF %3:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
%17:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
%18:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
$m0 = S_MOV_B32 -1
|
|
DS_WRITE_B32 %18, %17, 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
S_ENDPGM 0
|
|
|
|
...
|
|
|
|
# SALU instruction depends on exec through a normal operand.
|
|
---
|
|
name: salu_exec_dependency
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$vgpr0', virtual-reg: '%0' }
|
|
- { reg: '$sgpr0_sgpr1', virtual-reg: '%1' }
|
|
machineFunctionInfo:
|
|
isEntryFunction: true
|
|
body: |
|
|
; GCN-LABEL: name: salu_exec_dependency
|
|
; GCN: bb.0:
|
|
; GCN: successors: %bb.1(0x40000000), %bb.4(0x40000000)
|
|
; GCN: liveins: $vgpr0, $sgpr0_sgpr1
|
|
; GCN: [[COPY:%[0-9]+]]:sgpr_64 = COPY $sgpr0_sgpr1
|
|
; GCN: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN: [[V_CMP_LT_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_LT_U32_e64 1, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY2:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY2]], [[V_CMP_LT_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.4, implicit $exec
|
|
; GCN: bb.1:
|
|
; GCN: successors: %bb.2(0x40000000), %bb.3(0x40000000)
|
|
; GCN: undef %4.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM [[COPY]], 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
; GCN: undef %5.sub0:vreg_64 = V_LSHLREV_B32_e32 2, [[COPY1]], implicit $exec
|
|
; GCN: %5.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: [[COPY3:%[0-9]+]]:vgpr_32 = COPY %4.sub1
|
|
; GCN: undef %7.sub0:vreg_64, %8:sreg_64_xexec = V_ADD_I32_e64 %4.sub0, %5.sub0, 0, implicit $exec
|
|
; GCN: %7.sub1:vreg_64, dead %9:sreg_64_xexec = V_ADDC_U32_e64 0, [[COPY3]], %8, 0, implicit $exec
|
|
; GCN: %4.sub3:sgpr_128 = S_MOV_B32 61440
|
|
; GCN: %4.sub2:sgpr_128 = S_MOV_B32 0
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 %5.sub1, %5, %4, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: [[V_CMP_NE_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_NE_U32_e64 2, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY4:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_1:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY4]], [[V_CMP_NE_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_1]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.3, implicit $exec
|
|
; GCN: bb.2:
|
|
; GCN: successors: %bb.3(0x80000000)
|
|
; GCN: %4.sub0:sgpr_128 = COPY %4.sub2
|
|
; GCN: %4.sub1:sgpr_128 = COPY %4.sub2
|
|
; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 [[V_MOV_B32_e32_]], %7, %4, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: bb.3:
|
|
; GCN: successors: %bb.4(0x80000000)
|
|
; GCN: $exec = S_OR_B64 $exec, [[COPY4]], implicit-def $scc
|
|
; GCN: [[S_BREV_B64_:%[0-9]+]]:sreg_64 = S_BREV_B64 $exec
|
|
; GCN: bb.4:
|
|
; GCN: $exec = S_OR_B64 $exec, [[COPY2]], implicit-def $scc
|
|
; GCN: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
; GCN: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: $m0 = S_MOV_B32 -1
|
|
; GCN: DS_WRITE_B32 [[V_MOV_B32_e32_2]], [[V_MOV_B32_e32_1]], 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
; GCN: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.4
|
|
liveins: $vgpr0, $sgpr0_sgpr1
|
|
|
|
%1:sgpr_64 = COPY $sgpr0_sgpr1
|
|
%0:vgpr_32 = COPY $vgpr0
|
|
%2:sreg_64 = V_CMP_LT_U32_e64 1, %0, implicit $exec
|
|
%3:sreg_64 = SI_IF %2:sreg_64, %bb.4, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.2, %bb.3
|
|
|
|
undef %5.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM %1, 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
undef %6.sub0:vreg_64 = V_LSHLREV_B32_e32 2, %0, implicit $exec
|
|
%6.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
%7:vgpr_32 = COPY %5.sub1
|
|
undef %8.sub0:vreg_64, %9:sreg_64_xexec = V_ADD_I32_e64 %5.sub0, %6.sub0, 0, implicit $exec
|
|
%8.sub1:vreg_64, dead %10:sreg_64_xexec = V_ADDC_U32_e64 0, %7, %9, 0, implicit $exec
|
|
%5.sub3:sgpr_128 = S_MOV_B32 61440
|
|
%5.sub2:sgpr_128 = S_MOV_B32 0
|
|
BUFFER_STORE_DWORD_ADDR64 %6.sub1, %6, %5, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
%11:sreg_64 = V_CMP_NE_U32_e64 2, %0, implicit $exec
|
|
%12:sreg_64 = SI_IF %11:sreg_64, %bb.3, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.2:
|
|
%5.sub0:sgpr_128 = COPY %5.sub2
|
|
%5.sub1:sgpr_128 = COPY %5.sub2
|
|
%14:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
BUFFER_STORE_DWORD_ADDR64 %14, %8, %5, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
|
|
bb.3:
|
|
SI_END_CF %12:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
%15:sreg_64 = S_BREV_B64 $exec
|
|
|
|
bb.4:
|
|
SI_END_CF %3:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
%17:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
%18:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
$m0 = S_MOV_B32 -1
|
|
DS_WRITE_B32 %18, %17, 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
S_ENDPGM 0
|
|
|
|
...
|
|
|
|
# Copy to / from VGPR should be assumed to read exec
|
|
---
|
|
name: copy_no_explicit_exec_dependency
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$vgpr0', virtual-reg: '%0' }
|
|
- { reg: '$sgpr0_sgpr1', virtual-reg: '%1' }
|
|
machineFunctionInfo:
|
|
isEntryFunction: true
|
|
body: |
|
|
; GCN-LABEL: name: copy_no_explicit_exec_dependency
|
|
; GCN: bb.0:
|
|
; GCN: successors: %bb.1(0x40000000), %bb.4(0x40000000)
|
|
; GCN: liveins: $vgpr0, $sgpr0_sgpr1
|
|
; GCN: [[COPY:%[0-9]+]]:sgpr_64 = COPY $sgpr0_sgpr1
|
|
; GCN: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN: [[V_CMP_LT_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_LT_U32_e64 1, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY2:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY2]], [[V_CMP_LT_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.4, implicit $exec
|
|
; GCN: bb.1:
|
|
; GCN: successors: %bb.2(0x40000000), %bb.3(0x40000000)
|
|
; GCN: undef %4.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM [[COPY]], 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
; GCN: undef %5.sub0:vreg_64 = V_LSHLREV_B32_e32 2, [[COPY1]], implicit $exec
|
|
; GCN: %5.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: [[COPY3:%[0-9]+]]:vgpr_32 = COPY %4.sub1
|
|
; GCN: undef %7.sub0:vreg_64, %8:sreg_64_xexec = V_ADD_I32_e64 %4.sub0, %5.sub0, 0, implicit $exec
|
|
; GCN: %7.sub1:vreg_64, dead %9:sreg_64_xexec = V_ADDC_U32_e64 0, [[COPY3]], %8, 0, implicit $exec
|
|
; GCN: %4.sub3:sgpr_128 = S_MOV_B32 61440
|
|
; GCN: %4.sub2:sgpr_128 = S_MOV_B32 0
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 %5.sub1, %5, %4, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: [[V_CMP_NE_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_NE_U32_e64 2, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY4:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_1:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY4]], [[V_CMP_NE_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_1]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.3, implicit $exec
|
|
; GCN: bb.2:
|
|
; GCN: successors: %bb.3(0x80000000)
|
|
; GCN: %4.sub0:sgpr_128 = COPY %4.sub2
|
|
; GCN: %4.sub1:sgpr_128 = COPY %4.sub2
|
|
; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 [[V_MOV_B32_e32_]], %7, %4, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: bb.3:
|
|
; GCN: successors: %bb.4(0x80000000)
|
|
; GCN: $exec = S_OR_B64 $exec, [[COPY4]], implicit-def $scc
|
|
; GCN: [[COPY5:%[0-9]+]]:vgpr_32 = COPY %4.sub2
|
|
; GCN: bb.4:
|
|
; GCN: $exec = S_OR_B64 $exec, [[COPY2]], implicit-def $scc
|
|
; GCN: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
; GCN: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: $m0 = S_MOV_B32 -1
|
|
; GCN: DS_WRITE_B32 [[V_MOV_B32_e32_2]], [[V_MOV_B32_e32_1]], 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
; GCN: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.4
|
|
liveins: $vgpr0, $sgpr0_sgpr1
|
|
|
|
%1:sgpr_64 = COPY $sgpr0_sgpr1
|
|
%0:vgpr_32 = COPY $vgpr0
|
|
%2:sreg_64 = V_CMP_LT_U32_e64 1, %0, implicit $exec
|
|
%3:sreg_64 = SI_IF %2:sreg_64, %bb.4, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.2, %bb.3
|
|
|
|
undef %5.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM %1, 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
undef %6.sub0:vreg_64 = V_LSHLREV_B32_e32 2, %0, implicit $exec
|
|
%6.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
%7:vgpr_32 = COPY %5.sub1
|
|
undef %8.sub0:vreg_64, %9:sreg_64_xexec = V_ADD_I32_e64 %5.sub0, %6.sub0, 0, implicit $exec
|
|
%8.sub1:vreg_64, dead %10:sreg_64_xexec = V_ADDC_U32_e64 0, %7, %9, 0, implicit $exec
|
|
%5.sub3:sgpr_128 = S_MOV_B32 61440
|
|
%5.sub2:sgpr_128 = S_MOV_B32 0
|
|
BUFFER_STORE_DWORD_ADDR64 %6.sub1, %6, %5, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
%11:sreg_64 = V_CMP_NE_U32_e64 2, %0, implicit $exec
|
|
%12:sreg_64 = SI_IF %11:sreg_64, %bb.3, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.2:
|
|
%5.sub0:sgpr_128 = COPY %5.sub2
|
|
%5.sub1:sgpr_128 = COPY %5.sub2
|
|
%14:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
BUFFER_STORE_DWORD_ADDR64 %14, %8, %5, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
|
|
bb.3:
|
|
SI_END_CF %12:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
%15:vgpr_32 = COPY %5.sub2
|
|
|
|
bb.4:
|
|
SI_END_CF %3:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
%17:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
%18:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
$m0 = S_MOV_B32 -1
|
|
DS_WRITE_B32 %18, %17, 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
S_ENDPGM 0
|
|
|
|
...
|
|
|
|
---
|
|
name: simple_nested_if_not_layout_successor
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$vgpr0', virtual-reg: '%0' }
|
|
- { reg: '$sgpr0_sgpr1', virtual-reg: '%1' }
|
|
machineFunctionInfo:
|
|
isEntryFunction: true
|
|
body: |
|
|
; GCN-LABEL: name: simple_nested_if_not_layout_successor
|
|
; GCN: bb.0:
|
|
; GCN: successors: %bb.1(0x40000000), %bb.4(0x40000000)
|
|
; GCN: liveins: $vgpr0, $sgpr0_sgpr1
|
|
; GCN: [[COPY:%[0-9]+]]:sgpr_64 = COPY $sgpr0_sgpr1
|
|
; GCN: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN: [[V_CMP_LT_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_LT_U32_e64 1, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY2:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY2]], [[V_CMP_LT_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.4, implicit $exec
|
|
; GCN: bb.1:
|
|
; GCN: successors: %bb.2(0x40000000), %bb.3(0x40000000)
|
|
; GCN: undef %4.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM [[COPY]], 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
; GCN: undef %5.sub0:vreg_64 = V_LSHLREV_B32_e32 2, [[COPY1]], implicit $exec
|
|
; GCN: %5.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: [[COPY3:%[0-9]+]]:vgpr_32 = COPY %4.sub1
|
|
; GCN: undef %7.sub0:vreg_64, %8:sreg_64_xexec = V_ADD_I32_e64 %4.sub0, %5.sub0, 0, implicit $exec
|
|
; GCN: %7.sub1:vreg_64, dead %9:sreg_64_xexec = V_ADDC_U32_e64 0, [[COPY3]], %8, 0, implicit $exec
|
|
; GCN: %4.sub3:sgpr_128 = S_MOV_B32 61440
|
|
; GCN: %4.sub2:sgpr_128 = S_MOV_B32 0
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 %5.sub1, %5, %4, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: [[V_CMP_NE_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_NE_U32_e64 2, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY4:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_1:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY4]], [[V_CMP_NE_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_1]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.3, implicit $exec
|
|
; GCN: bb.2:
|
|
; GCN: successors: %bb.3(0x80000000)
|
|
; GCN: %4.sub0:sgpr_128 = COPY %4.sub2
|
|
; GCN: %4.sub1:sgpr_128 = COPY %4.sub2
|
|
; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 [[V_MOV_B32_e32_]], %7, %4, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: bb.3:
|
|
; GCN: successors: %bb.5(0x80000000)
|
|
; GCN: S_BRANCH %bb.5
|
|
; GCN: bb.4:
|
|
; GCN: $exec = S_OR_B64 $exec, [[COPY2]], implicit-def $scc
|
|
; GCN: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
; GCN: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: $m0 = S_MOV_B32 -1
|
|
; GCN: DS_WRITE_B32 [[V_MOV_B32_e32_2]], [[V_MOV_B32_e32_1]], 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
; GCN: S_ENDPGM 0
|
|
; GCN: bb.5:
|
|
; GCN: successors: %bb.4(0x80000000)
|
|
; GCN: S_BRANCH %bb.4
|
|
bb.0:
|
|
successors: %bb.1, %bb.4
|
|
liveins: $vgpr0, $sgpr0_sgpr1
|
|
|
|
%1:sgpr_64 = COPY $sgpr0_sgpr1
|
|
%0:vgpr_32 = COPY $vgpr0
|
|
%2:sreg_64 = V_CMP_LT_U32_e64 1, %0, implicit $exec
|
|
%3:sreg_64 = SI_IF %2:sreg_64, %bb.4, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.2, %bb.3
|
|
|
|
undef %5.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM %1, 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
undef %6.sub0:vreg_64 = V_LSHLREV_B32_e32 2, %0, implicit $exec
|
|
%6.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
%7:vgpr_32 = COPY %5.sub1
|
|
undef %8.sub0:vreg_64, %9:sreg_64_xexec = V_ADD_I32_e64 %5.sub0, %6.sub0, 0, implicit $exec
|
|
%8.sub1:vreg_64, dead %10:sreg_64_xexec = V_ADDC_U32_e64 0, %7, %9, 0, implicit $exec
|
|
%5.sub3:sgpr_128 = S_MOV_B32 61440
|
|
%5.sub2:sgpr_128 = S_MOV_B32 0
|
|
BUFFER_STORE_DWORD_ADDR64 %6.sub1, %6, %5, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
%11:sreg_64 = V_CMP_NE_U32_e64 2, %0, implicit $exec
|
|
%12:sreg_64 = SI_IF %11:sreg_64, %bb.3, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.2:
|
|
%5.sub0:sgpr_128 = COPY %5.sub2
|
|
%5.sub1:sgpr_128 = COPY %5.sub2
|
|
%14:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
BUFFER_STORE_DWORD_ADDR64 %14, %8, %5, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
|
|
bb.3:
|
|
SI_END_CF %12:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
S_BRANCH %bb.5
|
|
|
|
bb.4:
|
|
SI_END_CF %3:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
%15:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
%16:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
$m0 = S_MOV_B32 -1
|
|
DS_WRITE_B32 %16, %15, 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
S_ENDPGM 0
|
|
|
|
bb.5:
|
|
S_BRANCH %bb.4
|
|
|
|
...
|
|
|
|
# This should never happen, but check that we do not hang anyway
|
|
|
|
---
|
|
name: resursive_endcf
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$vgpr0', virtual-reg: '%0' }
|
|
machineFunctionInfo:
|
|
isEntryFunction: true
|
|
body: |
|
|
; GCN-LABEL: name: resursive_endcf
|
|
; GCN: bb.0:
|
|
; GCN: successors: %bb.1(0x80000000)
|
|
; GCN: liveins: $vgpr0
|
|
; GCN: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN: [[V_CMP_LT_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_LT_U32_e64 1, [[COPY]], implicit $exec
|
|
; GCN: bb.1:
|
|
; GCN: successors: %bb.1(0x80000000)
|
|
; GCN: $exec = S_OR_B64 $exec, [[V_CMP_LT_U32_e64_]], implicit-def $scc
|
|
; GCN: S_BRANCH %bb.1
|
|
bb.0:
|
|
successors: %bb.1
|
|
liveins: $vgpr0
|
|
|
|
%0:vgpr_32 = COPY $vgpr0
|
|
%2:sreg_64 = V_CMP_LT_U32_e64 1, %0, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.1
|
|
|
|
SI_END_CF %2:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
S_BRANCH %bb.1
|
|
|
|
...
|
|
|
|
# Both s_or_b64 shall be preserved since the outer SI_END_CF belongs to SI_ELSE.
|
|
|
|
---
|
|
name: simple_outer_if_else
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
- { reg: '$vgpr0', virtual-reg: '%0' }
|
|
- { reg: '$sgpr0_sgpr1', virtual-reg: '%1' }
|
|
machineFunctionInfo:
|
|
isEntryFunction: true
|
|
body: |
|
|
; GCN-LABEL: name: simple_outer_if_else
|
|
; GCN: bb.0:
|
|
; GCN: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; GCN: liveins: $vgpr0, $sgpr0_sgpr1
|
|
; GCN: [[COPY:%[0-9]+]]:sgpr_64 = COPY $sgpr0_sgpr1
|
|
; GCN: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN: [[V_CMP_LT_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_LT_U32_e64 1, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY2:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY2]], [[V_CMP_LT_U32_e64_]], implicit-def dead $scc
|
|
; GCN: [[S_XOR_B64_:%[0-9]+]]:sreg_64 = S_XOR_B64 [[S_AND_B64_]], [[COPY2]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
; GCN: bb.1:
|
|
; GCN: successors: %bb.2(0x80000000)
|
|
; GCN: S_BRANCH %bb.2
|
|
; GCN: bb.2:
|
|
; GCN: successors: %bb.3(0x40000000), %bb.6(0x40000000)
|
|
; GCN: [[COPY3:%[0-9]+]]:sreg_64 = COPY [[S_XOR_B64_]]
|
|
; GCN: [[S_OR_SAVEEXEC_B64_:%[0-9]+]]:sreg_64 = S_OR_SAVEEXEC_B64 [[COPY3]], implicit-def $exec, implicit-def $scc, implicit $exec
|
|
; GCN: $exec = S_XOR_B64_term $exec, [[S_OR_SAVEEXEC_B64_]], implicit-def $scc
|
|
; GCN: S_CBRANCH_EXECZ %bb.6, implicit $exec
|
|
; GCN: bb.3:
|
|
; GCN: successors: %bb.3(0x40000000), %bb.4(0x40000000)
|
|
; GCN: undef %5.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM [[COPY]], 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
; GCN: undef %6.sub0:vreg_64 = V_LSHLREV_B32_e32 2, [[COPY1]], implicit $exec
|
|
; GCN: %6.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: [[COPY4:%[0-9]+]]:vgpr_32 = COPY %5.sub1
|
|
; GCN: undef %8.sub0:vreg_64, %9:sreg_64_xexec = V_ADD_I32_e64 %5.sub0, %6.sub0, 0, implicit $exec
|
|
; GCN: %8.sub1:vreg_64, dead %10:sreg_64_xexec = V_ADDC_U32_e64 0, [[COPY4]], %9, 0, implicit $exec
|
|
; GCN: %5.sub3:sgpr_128 = S_MOV_B32 61440
|
|
; GCN: %5.sub2:sgpr_128 = S_MOV_B32 0
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 %6.sub1, %6, %5, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: [[V_CMP_NE_U32_e64_:%[0-9]+]]:sreg_64 = V_CMP_NE_U32_e64 2, [[COPY1]], implicit $exec
|
|
; GCN: [[COPY5:%[0-9]+]]:sreg_64 = COPY $exec, implicit-def $exec
|
|
; GCN: [[S_AND_B64_1:%[0-9]+]]:sreg_64 = S_AND_B64 [[COPY5]], [[V_CMP_NE_U32_e64_]], implicit-def dead $scc
|
|
; GCN: $exec = S_MOV_B64_term killed [[S_AND_B64_1]]
|
|
; GCN: S_CBRANCH_EXECZ %bb.3, implicit $exec
|
|
; GCN: bb.4:
|
|
; GCN: successors: %bb.5(0x80000000)
|
|
; GCN: %5.sub0:sgpr_128 = COPY %5.sub2
|
|
; GCN: %5.sub1:sgpr_128 = COPY %5.sub2
|
|
; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
; GCN: BUFFER_STORE_DWORD_ADDR64 [[V_MOV_B32_e32_]], %8, %5, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
; GCN: bb.5:
|
|
; GCN: successors: %bb.6(0x80000000)
|
|
; GCN: $exec = S_OR_B64 $exec, [[COPY5]], implicit-def $scc
|
|
; GCN: bb.6:
|
|
; GCN: $exec = S_OR_B64 $exec, [[S_OR_SAVEEXEC_B64_]], implicit-def $scc
|
|
; GCN: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
; GCN: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
; GCN: $m0 = S_MOV_B32 -1
|
|
; GCN: DS_WRITE_B32 [[V_MOV_B32_e32_2]], [[V_MOV_B32_e32_1]], 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
; GCN: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.2
|
|
liveins: $vgpr0, $sgpr0_sgpr1
|
|
|
|
%1:sgpr_64 = COPY $sgpr0_sgpr1
|
|
%0:vgpr_32 = COPY $vgpr0
|
|
%2:sreg_64 = V_CMP_LT_U32_e64 1, %0, implicit $exec
|
|
%3:sreg_64 = SI_IF %2:sreg_64, %bb.2, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.2
|
|
S_BRANCH %bb.2
|
|
|
|
bb.2:
|
|
successors: %bb.3, %bb.6
|
|
%4:sreg_64 = SI_ELSE %3:sreg_64, %bb.6, 0, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.3:
|
|
successors: %bb.3, %bb.4
|
|
|
|
undef %5.sub0_sub1:sgpr_128 = S_LOAD_DWORDX2_IMM %1, 9, 0, 0 :: (dereferenceable invariant load 8, align 4, addrspace 4)
|
|
undef %6.sub0:vreg_64 = V_LSHLREV_B32_e32 2, %0, implicit $exec
|
|
%6.sub1:vreg_64 = V_MOV_B32_e32 0, implicit $exec
|
|
%7:vgpr_32 = COPY %5.sub1
|
|
undef %8.sub0:vreg_64, %9:sreg_64_xexec = V_ADD_I32_e64 %5.sub0, %6.sub0, 0, implicit $exec
|
|
%8.sub1:vreg_64, dead %10:sreg_64_xexec = V_ADDC_U32_e64 0, %7, %9, 0, implicit $exec
|
|
%5.sub3:sgpr_128 = S_MOV_B32 61440
|
|
%5.sub2:sgpr_128 = S_MOV_B32 0
|
|
BUFFER_STORE_DWORD_ADDR64 %6.sub1, %6, %5, 0, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
%11:sreg_64 = V_CMP_NE_U32_e64 2, %0, implicit $exec
|
|
%12:sreg_64 = SI_IF %11:sreg_64, %bb.3, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.4:
|
|
successors: %bb.5
|
|
|
|
%5.sub0:sgpr_128 = COPY %5.sub2
|
|
%5.sub1:sgpr_128 = COPY %5.sub2
|
|
%14:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
|
|
BUFFER_STORE_DWORD_ADDR64 %14, %8, %5, 0, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4, addrspace 1)
|
|
|
|
bb.5:
|
|
successors: %bb.6
|
|
|
|
SI_END_CF %12:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
|
|
bb.6:
|
|
SI_END_CF %4:sreg_64, implicit-def dead $exec, implicit-def dead $scc, implicit $exec
|
|
%15:vgpr_32 = V_MOV_B32_e32 3, implicit $exec
|
|
%16:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
|
|
$m0 = S_MOV_B32 -1
|
|
DS_WRITE_B32 %16, %15, 0, 0, implicit $m0, implicit $exec :: (store 4, addrspace 3)
|
|
S_ENDPGM 0
|
|
|
|
...
|