forked from OSchip/llvm-project
267 lines
7.8 KiB
YAML
267 lines
7.8 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -march=amdgcn -mcpu=tahiti -run-pass=instruction-select -verify-machineinstrs -o - %s | FileCheck -check-prefix=GFX6 %s
|
|
|
|
---
|
|
|
|
name: fadd_s64_vvv
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
|
|
; GFX6-LABEL: name: fadd_s64_vvv
|
|
; GFX6: [[COPY:%[0-9]+]]:vreg_64 = COPY $vgpr0_vgpr1
|
|
; GFX6: [[COPY1:%[0-9]+]]:vreg_64 = COPY $vgpr2_vgpr3
|
|
; GFX6: [[V_ADD_F64_:%[0-9]+]]:vreg_64 = V_ADD_F64 0, [[COPY]], 0, [[COPY1]], 0, 0, implicit $exec
|
|
; GFX6: S_ENDPGM 0, implicit [[V_ADD_F64_]]
|
|
%0:vgpr(s64) = COPY $vgpr0_vgpr1
|
|
%1:vgpr(s64) = COPY $vgpr2_vgpr3
|
|
%2:vgpr(s64) = G_FADD %0, %1
|
|
S_ENDPGM 0, implicit %2
|
|
|
|
...
|
|
|
|
---
|
|
|
|
name: fadd_s64_vsv
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1, $sgpr0_sgpr1
|
|
; GFX6-LABEL: name: fadd_s64_vsv
|
|
; GFX6: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr0_sgpr1
|
|
; GFX6: [[COPY1:%[0-9]+]]:vreg_64 = COPY $vgpr0_vgpr1
|
|
; GFX6: [[V_ADD_F64_:%[0-9]+]]:vreg_64 = V_ADD_F64 0, [[COPY]], 0, [[COPY1]], 0, 0, implicit $exec
|
|
; GFX6: S_ENDPGM 0, implicit [[V_ADD_F64_]]
|
|
%0:sgpr(s64) = COPY $sgpr0_sgpr1
|
|
%1:vgpr(s64) = COPY $vgpr0_vgpr1
|
|
%2:vgpr(s64) = G_FADD %0, %1
|
|
S_ENDPGM 0, implicit %2
|
|
|
|
...
|
|
|
|
---
|
|
|
|
name: fadd_s64_vvs
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1, $sgpr0_sgpr1
|
|
; GFX6-LABEL: name: fadd_s64_vvs
|
|
; GFX6: [[COPY:%[0-9]+]]:vreg_64 = COPY $vgpr0_vgpr1
|
|
; GFX6: [[COPY1:%[0-9]+]]:sreg_64 = COPY $sgpr0_sgpr1
|
|
; GFX6: [[V_ADD_F64_:%[0-9]+]]:vreg_64 = V_ADD_F64 0, [[COPY]], 0, [[COPY1]], 0, 0, implicit $exec
|
|
; GFX6: S_ENDPGM 0, implicit [[V_ADD_F64_]]
|
|
%0:vgpr(s64) = COPY $vgpr0_vgpr1
|
|
%1:sgpr(s64) = COPY $sgpr0_sgpr1
|
|
%2:vgpr(s64) = G_FADD %0, %1
|
|
S_ENDPGM 0, implicit %2
|
|
|
|
...
|
|
|
|
---
|
|
|
|
name: fadd_s64_vvv_fabs_lhs
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
|
|
; GFX6-LABEL: name: fadd_s64_vvv_fabs_lhs
|
|
; GFX6: [[COPY:%[0-9]+]]:vreg_64 = COPY $vgpr0_vgpr1
|
|
; GFX6: [[COPY1:%[0-9]+]]:vreg_64 = COPY $vgpr2_vgpr3
|
|
; GFX6: [[V_ADD_F64_:%[0-9]+]]:vreg_64 = V_ADD_F64 2, [[COPY]], 0, [[COPY1]], 0, 0, implicit $exec
|
|
; GFX6: S_ENDPGM 0, implicit [[V_ADD_F64_]]
|
|
%0:vgpr(s64) = COPY $vgpr0_vgpr1
|
|
%1:vgpr(s64) = COPY $vgpr2_vgpr3
|
|
%2:vgpr(s64) = G_FABS %0
|
|
%3:vgpr(s64) = G_FADD %2, %1
|
|
S_ENDPGM 0, implicit %3
|
|
|
|
...
|
|
|
|
---
|
|
|
|
name: fadd_s64_vvv_fabs_rhs
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
|
|
; GFX6-LABEL: name: fadd_s64_vvv_fabs_rhs
|
|
; GFX6: [[COPY:%[0-9]+]]:vreg_64 = COPY $vgpr2_vgpr3
|
|
; GFX6: [[V_ADD_F64_:%[0-9]+]]:vreg_64 = V_ADD_F64 0, [[COPY]], 2, [[COPY]], 0, 0, implicit $exec
|
|
; GFX6: S_ENDPGM 0, implicit [[V_ADD_F64_]]
|
|
%0:vgpr(s64) = COPY $vgpr0_vgpr1
|
|
%1:vgpr(s64) = COPY $vgpr2_vgpr3
|
|
%2:vgpr(s64) = G_FABS %1
|
|
%3:vgpr(s64) = G_FADD %1, %2
|
|
S_ENDPGM 0, implicit %3
|
|
|
|
...
|
|
|
|
---
|
|
|
|
name: fadd_s64_vvv_fneg_fabs_lhs
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
|
|
; GFX6-LABEL: name: fadd_s64_vvv_fneg_fabs_lhs
|
|
; GFX6: [[COPY:%[0-9]+]]:vreg_64 = COPY $vgpr0_vgpr1
|
|
; GFX6: [[COPY1:%[0-9]+]]:vreg_64 = COPY $vgpr2_vgpr3
|
|
; GFX6: [[V_ADD_F64_:%[0-9]+]]:vreg_64 = V_ADD_F64 3, [[COPY]], 0, [[COPY1]], 0, 0, implicit $exec
|
|
; GFX6: S_ENDPGM 0, implicit [[V_ADD_F64_]]
|
|
%0:vgpr(s64) = COPY $vgpr0_vgpr1
|
|
%1:vgpr(s64) = COPY $vgpr2_vgpr3
|
|
%2:vgpr(s64) = G_FABS %0
|
|
%3:vgpr(s64) = G_FNEG %2
|
|
%4:vgpr(s64) = G_FADD %3, %1
|
|
S_ENDPGM 0, implicit %4
|
|
|
|
...
|
|
|
|
---
|
|
|
|
name: fadd_s64_vvv_fneg_fabs_rhs
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
|
|
; GFX6-LABEL: name: fadd_s64_vvv_fneg_fabs_rhs
|
|
; GFX6: [[COPY:%[0-9]+]]:vreg_64 = COPY $vgpr0_vgpr1
|
|
; GFX6: [[V_ADD_F64_:%[0-9]+]]:vreg_64 = V_ADD_F64 0, [[COPY]], 3, [[COPY]], 0, 0, implicit $exec
|
|
; GFX6: S_ENDPGM 0, implicit [[V_ADD_F64_]]
|
|
%0:vgpr(s64) = COPY $vgpr0_vgpr1
|
|
%1:vgpr(s64) = COPY $vgpr0_vgpr1
|
|
%2:vgpr(s64) = G_FABS %1
|
|
%3:vgpr(s64) = G_FNEG %2
|
|
%4:vgpr(s64) = G_FADD %1, %3
|
|
S_ENDPGM 0, implicit %4
|
|
|
|
...
|
|
|
|
# Need to look through reg bank copy to find source modifiers
|
|
|
|
---
|
|
|
|
name: fadd_s64_fneg_copy_sgpr
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1, $sgpr0_sgpr1
|
|
; GFX6-LABEL: name: fadd_s64_fneg_copy_sgpr
|
|
; GFX6: [[COPY:%[0-9]+]]:vreg_64 = COPY $vgpr0_vgpr1
|
|
; GFX6: [[COPY1:%[0-9]+]]:sreg_64 = COPY $sgpr0_sgpr1
|
|
; GFX6: [[COPY2:%[0-9]+]]:vreg_64 = COPY [[COPY1]]
|
|
; GFX6: [[V_ADD_F64_:%[0-9]+]]:vreg_64 = V_ADD_F64 0, [[COPY]], 1, [[COPY2]], 0, 0, implicit $exec
|
|
; GFX6: S_ENDPGM 0, implicit [[V_ADD_F64_]]
|
|
%0:vgpr(s64) = COPY $vgpr0_vgpr1
|
|
%1:sgpr(s64) = COPY $sgpr0_sgpr1
|
|
%2:sgpr(s64) = G_FNEG %1
|
|
%3:vgpr(s64) = COPY %2
|
|
%4:vgpr(s64) = G_FADD %0, %3
|
|
S_ENDPGM 0, implicit %4
|
|
|
|
...
|
|
|
|
# The source modifier lookup searches through SGPR->VGPR copies. Make
|
|
# sure we don't violate the constant bus restriction when we look at
|
|
# the source.
|
|
|
|
---
|
|
|
|
name: fadd_s64_copy_fabs_sgpr_copy_fabs_sgpr
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0_sgpr1, $sgpr2_sgpr3
|
|
; GFX6-LABEL: name: fadd_s64_copy_fabs_sgpr_copy_fabs_sgpr
|
|
; GFX6: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr0_sgpr1
|
|
; GFX6: [[COPY1:%[0-9]+]]:sreg_64 = COPY $sgpr2_sgpr3
|
|
; GFX6: [[COPY2:%[0-9]+]]:vreg_64 = COPY [[COPY]]
|
|
; GFX6: [[COPY3:%[0-9]+]]:vreg_64 = COPY [[COPY1]]
|
|
; GFX6: [[V_ADD_F64_:%[0-9]+]]:vreg_64 = V_ADD_F64 2, [[COPY2]], 2, [[COPY3]], 0, 0, implicit $exec
|
|
; GFX6: S_ENDPGM 0, implicit [[V_ADD_F64_]]
|
|
%0:sgpr(s64) = COPY $sgpr0_sgpr1
|
|
%1:sgpr(s64) = COPY $sgpr2_sgpr3
|
|
%2:sgpr(s64) = G_FABS %0
|
|
%3:sgpr(s64) = G_FABS %1
|
|
%4:vgpr(s64) = COPY %2
|
|
%5:vgpr(s64) = COPY %3
|
|
%6:vgpr(s64) = G_FADD %4, %5
|
|
S_ENDPGM 0, implicit %6
|
|
|
|
...
|
|
|
|
---
|
|
|
|
name: fadd_s64_copy_fneg_sgpr_copy_fneg_sgpr
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0, $sgpr1
|
|
; GFX6-LABEL: name: fadd_s64_copy_fneg_sgpr_copy_fneg_sgpr
|
|
; GFX6: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr0_sgpr1
|
|
; GFX6: [[COPY1:%[0-9]+]]:sreg_64 = COPY $sgpr2_sgpr3
|
|
; GFX6: [[COPY2:%[0-9]+]]:vreg_64 = COPY [[COPY]]
|
|
; GFX6: [[COPY3:%[0-9]+]]:vreg_64 = COPY [[COPY1]]
|
|
; GFX6: [[V_ADD_F64_:%[0-9]+]]:vreg_64 = V_ADD_F64 1, [[COPY2]], 1, [[COPY3]], 0, 0, implicit $exec
|
|
; GFX6: S_ENDPGM 0, implicit [[V_ADD_F64_]]
|
|
%0:sgpr(s64) = COPY $sgpr0_sgpr1
|
|
%1:sgpr(s64) = COPY $sgpr2_sgpr3
|
|
%2:sgpr(s64) = G_FNEG %0
|
|
%3:sgpr(s64) = G_FNEG %1
|
|
%4:vgpr(s64) = COPY %2
|
|
%5:vgpr(s64) = COPY %3
|
|
%6:vgpr(s64) = G_FADD %4, %5
|
|
S_ENDPGM 0, implicit %6
|
|
|
|
...
|
|
|
|
---
|
|
|
|
name: fadd_s64_copy_fneg_fabs_sgpr_copy_fneg_fabs_sgpr
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0, $sgpr1
|
|
; GFX6-LABEL: name: fadd_s64_copy_fneg_fabs_sgpr_copy_fneg_fabs_sgpr
|
|
; GFX6: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr0_sgpr1
|
|
; GFX6: [[COPY1:%[0-9]+]]:sreg_64 = COPY $sgpr2_sgpr3
|
|
; GFX6: [[COPY2:%[0-9]+]]:vreg_64 = COPY [[COPY]]
|
|
; GFX6: [[COPY3:%[0-9]+]]:vreg_64 = COPY [[COPY1]]
|
|
; GFX6: [[V_ADD_F64_:%[0-9]+]]:vreg_64 = V_ADD_F64 3, [[COPY2]], 3, [[COPY3]], 0, 0, implicit $exec
|
|
; GFX6: S_ENDPGM 0, implicit [[V_ADD_F64_]]
|
|
%0:sgpr(s64) = COPY $sgpr0_sgpr1
|
|
%1:sgpr(s64) = COPY $sgpr2_sgpr3
|
|
%2:sgpr(s64) = G_FABS %0
|
|
%3:sgpr(s64) = G_FABS %1
|
|
%4:sgpr(s64) = G_FNEG %2
|
|
%5:sgpr(s64) = G_FNEG %3
|
|
%6:vgpr(s64) = COPY %4
|
|
%7:vgpr(s64) = COPY %5
|
|
%8:vgpr(s64) = G_FADD %6, %7
|
|
S_ENDPGM 0, implicit %8
|
|
|
|
...
|