forked from OSchip/llvm-project
ddc0465369
Adds support for .and. reductions with logical types. Because arith.addi doesn'to work with fir.logical<4> types logical<4> must be converted to i1 prior to the operation. This means that the pattern matched by integer reductions (load -> op -> store) will not match logical reductions. Instead, the pattern being searched for here is load -> convert(logical<4> to i1) -> op -> convert(i1 to logical<4>) -> store Reviewed By: kiranchandramohan Differential Revision: https://reviews.llvm.org/D132228 |
||
---|---|---|
.. | ||
Common | ||
Decimal | ||
Evaluate | ||
Frontend | ||
FrontendTool | ||
Lower | ||
Optimizer | ||
Parser | ||
Semantics | ||
CMakeLists.txt |