.. |
AArch64
|
[AArch64][TableGen] Skip tied result operands for InstAlias
|
2017-11-20 14:36:40 +00:00 |
AMDGPU
|
[AMDGPU] Fix DAGTypeLegalizer::SplitInteger for shift amount type
|
2017-11-21 02:29:54 +00:00 |
ARC
|
…
|
|
ARM
|
[ARM GlobalISel] Add comment for r318398. NFC.
|
2017-11-21 10:17:02 +00:00 |
AVR
|
[AVR] Remove the select-mbb-placement-bug.ll test
|
2017-11-14 04:32:49 +00:00 |
BPF
|
bpf: add a test case for trunc-op optimization
|
2017-11-20 21:37:58 +00:00 |
Generic
|
[CodeGen] Peel off the dominant case in switch statement in lowering
|
2017-11-14 21:44:09 +00:00 |
Hexagon
|
[Hexagon] Prefer L2_loadrub_io over L4_loadrub_rr
|
2017-11-02 21:56:59 +00:00 |
Inputs
|
…
|
|
Lanai
|
MIR: Print the register class or bank in vreg defs
|
2017-10-24 18:04:54 +00:00 |
MIR
|
[MIRPrinter] Use %subreg.xxx syntax for subregister index operands
|
2017-11-06 21:46:06 +00:00 |
MSP430
|
…
|
|
Mips
|
[mips] Reorder target specific passes
|
2017-11-20 15:59:18 +00:00 |
NVPTX
|
[NVPTX] Implement __nvvm_atom_add_gen_d builtin.
|
2017-11-07 22:10:54 +00:00 |
Nios2
|
…
|
|
PowerPC
|
[MachineCSE] Add new callback for is caller preserved or constant physregs
|
2017-11-20 16:55:07 +00:00 |
RISCV
|
[RISCV] Use register X0 (ZERO) for constant 0
|
2017-11-21 08:23:08 +00:00 |
SPARC
|
[Sparc] efficient pattern for UINT_TO_FP conversion
|
2017-11-20 22:33:58 +00:00 |
SystemZ
|
[SystemZ] Bugfix for handling of subregisters in getRegAllocationHints().
|
2017-11-20 14:54:03 +00:00 |
Thumb
|
[ARM] Fix incorrect conversion of a tail call to an ordinary call
|
2017-11-14 10:36:52 +00:00 |
Thumb2
|
[arm] Fix Unnecessary reloads from GOT.
|
2017-11-13 20:45:38 +00:00 |
WebAssembly
|
[WebAssembly] Update cfg-stackify.ll to remove the workaround added in r318288.
|
2017-11-15 21:38:33 +00:00 |
WinEH
|
Make x86 __ehhandler comdat if parent function is
|
2017-10-20 17:04:43 +00:00 |
X86
|
[x86][icelake]VNNI
|
2017-11-21 10:04:28 +00:00 |
XCore
|
[MC] Suppress .Lcfi labels when emitting textual assembly
|
2017-10-10 00:57:36 +00:00 |