forked from OSchip/llvm-project
c7506b28c1
Summary: I'm not sure if this patch is correct or if it needs more qualifying somehow. Bitcast shouldn't change the size of the load so it should be ok? We already do something similar for stores. We'll change the type of a volatile store if the resulting store is Legal or Custom. I'm not sure we should be allowing Custom there... I was playing around with converting X86 atomic loads/stores(except seq_cst) into regular volatile loads and stores during lowering. This would allow some special RMW isel patterns in X86InstrCompiler.td to be removed. But there's some floating point patterns in there that didn't work because we don't fold (f64 (bitconvert (i64 volatile load))) or (f32 (bitconvert (i32 volatile load))). Reviewers: efriedma, atanasyan, arsenm Reviewed By: efriedma Subscribers: jvesely, arsenm, sdardis, kzhuravl, wdng, yaxunl, dstuttard, tpr, t-tye, arichardson, jrtc27, atanasyan, jfb, llvm-commits Differential Revision: https://reviews.llvm.org/D50491 llvm-svn: 340797 |
||
|---|---|---|
| .. | ||
| 2r.ll | ||
| 2r_vector_scalar.ll | ||
| 2rf.ll | ||
| 2rf_exup.ll | ||
| 2rf_float_int.ll | ||
| 2rf_fq.ll | ||
| 2rf_int_float.ll | ||
| 2rf_tq.ll | ||
| 3r-a.ll | ||
| 3r-b.ll | ||
| 3r-c.ll | ||
| 3r-d.ll | ||
| 3r-i.ll | ||
| 3r-m.ll | ||
| 3r-p.ll | ||
| 3r-s.ll | ||
| 3r-v.ll | ||
| 3r_4r.ll | ||
| 3r_4r_widen.ll | ||
| 3r_splat.ll | ||
| 3rf.ll | ||
| 3rf_4rf.ll | ||
| 3rf_4rf_q.ll | ||
| 3rf_exdo.ll | ||
| 3rf_float_int.ll | ||
| 3rf_int_float.ll | ||
| 3rf_q.ll | ||
| arithmetic.ll | ||
| arithmetic_float.ll | ||
| basic_operations.ll | ||
| basic_operations_float.ll | ||
| bit.ll | ||
| bitcast.ll | ||
| bitwise.ll | ||
| bmzi_bmnzi.ll | ||
| cc_without_nan.ll | ||
| compare.ll | ||
| compare_float.ll | ||
| elm_copy.ll | ||
| elm_cxcmsa.ll | ||
| elm_insv.ll | ||
| elm_move.ll | ||
| elm_shift_slide.ll | ||
| emergency-spill.mir | ||
| endian.ll | ||
| f16-llvm-ir.ll | ||
| fexuprl.ll | ||
| frameindex.ll | ||
| i5-a.ll | ||
| i5-b.ll | ||
| i5-c.ll | ||
| i5-m.ll | ||
| i5-s.ll | ||
| i5_ld_st.ll | ||
| i8.ll | ||
| i10.ll | ||
| immediates-bad.ll | ||
| immediates.ll | ||
| inline-asm.ll | ||
| llvm-stress-s449609655-simplified.ll | ||
| llvm-stress-s525530439.ll | ||
| llvm-stress-s997348632.ll | ||
| llvm-stress-s1704963983.ll | ||
| llvm-stress-s1935737938.ll | ||
| llvm-stress-s2090927243-simplified.ll | ||
| llvm-stress-s2501752154-simplified.ll | ||
| llvm-stress-s2704903805.ll | ||
| llvm-stress-s3861334421.ll | ||
| llvm-stress-s3926023935.ll | ||
| llvm-stress-s3997499501.ll | ||
| llvm-stress-sz1-s742806235.ll | ||
| msa-nooddspreg.ll | ||
| shift-dagcombine.ll | ||
| shift_constant_pool.ll | ||
| shift_no_and.ll | ||
| shuffle.ll | ||
| special.ll | ||
| spill.ll | ||
| vec.ll | ||
| vecs10.ll | ||