forked from OSchip/llvm-project
78 lines
2.0 KiB
C++
78 lines
2.0 KiB
C++
//===-- AMDGPUISelLowering.h - AMDGPU Lowering Interface --------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the interface defintiion of the TargetLowering class
|
|
// that is common to all AMD GPUs.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef AMDGPUISELLOWERING_H
|
|
#define AMDGPUISELLOWERING_H
|
|
|
|
#include "AMDILISelLowering.h"
|
|
|
|
namespace llvm {
|
|
|
|
class AMDGPUTargetLowering : public AMDILTargetLowering
|
|
{
|
|
private:
|
|
SDValue LowerINTRINSIC_WO_CHAIN(SDValue Op, SelectionDAG &DAG) const;
|
|
SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const;
|
|
SDValue LowerUDIVREM(SDValue Op, SelectionDAG &DAG) const;
|
|
|
|
protected:
|
|
|
|
/// addLiveIn - This functions adds reg to the live in list of the entry block
|
|
/// and emits a copy from reg to MI.getOperand(0).
|
|
///
|
|
// Some registers are loaded with values before the program
|
|
/// begins to execute. The loading of these values is modeled with pseudo
|
|
/// instructions which are lowered using this function.
|
|
void addLiveIn(MachineInstr * MI, MachineFunction * MF,
|
|
MachineRegisterInfo & MRI, const TargetInstrInfo * TII,
|
|
unsigned reg) const;
|
|
|
|
bool isHWTrueValue(SDValue Op) const;
|
|
bool isHWFalseValue(SDValue Op) const;
|
|
|
|
public:
|
|
AMDGPUTargetLowering(TargetMachine &TM);
|
|
|
|
virtual SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const;
|
|
SDValue LowerIntrinsicIABS(SDValue Op, SelectionDAG &DAG) const;
|
|
SDValue LowerIntrinsicLRP(SDValue Op, SelectionDAG &DAG) const;
|
|
virtual const char* getTargetNodeName(unsigned Opcode) const;
|
|
|
|
};
|
|
|
|
namespace AMDGPUISD
|
|
{
|
|
|
|
enum
|
|
{
|
|
AMDGPU_FIRST = AMDILISD::LAST_ISD_NUMBER,
|
|
BITALIGN,
|
|
FRACT,
|
|
FMAX,
|
|
SMAX,
|
|
UMAX,
|
|
FMIN,
|
|
SMIN,
|
|
UMIN,
|
|
URECIP,
|
|
LAST_AMDGPU_ISD_NUMBER
|
|
};
|
|
|
|
|
|
} // End namespace AMDGPUISD
|
|
|
|
} // End namespace llvm
|
|
|
|
#endif // AMDGPUISELLOWERING_H
|