forked from OSchip/llvm-project
704 lines
29 KiB
LLVM
704 lines
29 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=i386-apple-darwin -mattr=+sse -show-mc-encoding | FileCheck %s --check-prefixes=CHECK,X86,SSE,X86-SSE
|
|
; RUN: llc < %s -mtriple=i386-apple-darwin -mattr=+avx -show-mc-encoding | FileCheck %s --check-prefixes=CHECK,X86,AVX,X86-AVX,AVX1,X86-AVX1
|
|
; RUN: llc < %s -mtriple=i386-apple-darwin -mattr=+avx512f,+avx512bw,+avx512dq,+avx512vl -show-mc-encoding | FileCheck %s --check-prefixes=CHECK,X86,AVX,X86-AVX,AVX512,X86-AVX512
|
|
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mattr=-sse2 -show-mc-encoding | FileCheck %s --check-prefixes=CHECK,X64,SSE,X64-SSE
|
|
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mattr=+avx -show-mc-encoding | FileCheck %s --check-prefixes=CHECK,X64,AVX,X64-AVX,AVX1,X64-AVX1
|
|
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mattr=+avx512f,+avx512bw,+avx512dq,+avx512vl -show-mc-encoding | FileCheck %s --check-prefixes=CHECK,X64,AVX,X64-AVX,AVX512,X64-AVX512
|
|
|
|
define <4 x float> @test_x86_sse_cmp_ps(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_cmp_ps:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: cmpordps %xmm1, %xmm0 ## encoding: [0x0f,0xc2,0xc1,0x07]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX-LABEL: test_x86_sse_cmp_ps:
|
|
; AVX: ## %bb.0:
|
|
; AVX-NEXT: vcmpordps %xmm1, %xmm0, %xmm0 ## encoding: [0xc5,0xf8,0xc2,0xc1,0x07]
|
|
; AVX-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call <4 x float> @llvm.x86.sse.cmp.ps(<4 x float> %a0, <4 x float> %a1, i8 7) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse.cmp.ps(<4 x float>, <4 x float>, i8) nounwind readnone
|
|
|
|
|
|
define <4 x float> @test_x86_sse_cmp_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_cmp_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: cmpordss %xmm1, %xmm0 ## encoding: [0xf3,0x0f,0xc2,0xc1,0x07]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX-LABEL: test_x86_sse_cmp_ss:
|
|
; AVX: ## %bb.0:
|
|
; AVX-NEXT: vcmpordss %xmm1, %xmm0, %xmm0 ## encoding: [0xc5,0xfa,0xc2,0xc1,0x07]
|
|
; AVX-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call <4 x float> @llvm.x86.sse.cmp.ss(<4 x float> %a0, <4 x float> %a1, i8 7) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse.cmp.ss(<4 x float>, <4 x float>, i8) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_comieq_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_comieq_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: comiss %xmm1, %xmm0 ## encoding: [0x0f,0x2f,0xc1]
|
|
; SSE-NEXT: setnp %al ## encoding: [0x0f,0x9b,0xc0]
|
|
; SSE-NEXT: sete %cl ## encoding: [0x0f,0x94,0xc1]
|
|
; SSE-NEXT: andb %al, %cl ## encoding: [0x20,0xc1]
|
|
; SSE-NEXT: movzbl %cl, %eax ## encoding: [0x0f,0xb6,0xc1]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_comieq_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: vcomiss %xmm1, %xmm0 ## encoding: [0xc5,0xf8,0x2f,0xc1]
|
|
; AVX1-NEXT: setnp %al ## encoding: [0x0f,0x9b,0xc0]
|
|
; AVX1-NEXT: sete %cl ## encoding: [0x0f,0x94,0xc1]
|
|
; AVX1-NEXT: andb %al, %cl ## encoding: [0x20,0xc1]
|
|
; AVX1-NEXT: movzbl %cl, %eax ## encoding: [0x0f,0xb6,0xc1]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_comieq_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: vcomiss %xmm1, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x2f,0xc1]
|
|
; AVX512-NEXT: setnp %al ## encoding: [0x0f,0x9b,0xc0]
|
|
; AVX512-NEXT: sete %cl ## encoding: [0x0f,0x94,0xc1]
|
|
; AVX512-NEXT: andb %al, %cl ## encoding: [0x20,0xc1]
|
|
; AVX512-NEXT: movzbl %cl, %eax ## encoding: [0x0f,0xb6,0xc1]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.comieq.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.comieq.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_comige_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_comige_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; SSE-NEXT: comiss %xmm1, %xmm0 ## encoding: [0x0f,0x2f,0xc1]
|
|
; SSE-NEXT: setae %al ## encoding: [0x0f,0x93,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_comige_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX1-NEXT: vcomiss %xmm1, %xmm0 ## encoding: [0xc5,0xf8,0x2f,0xc1]
|
|
; AVX1-NEXT: setae %al ## encoding: [0x0f,0x93,0xc0]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_comige_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX512-NEXT: vcomiss %xmm1, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x2f,0xc1]
|
|
; AVX512-NEXT: setae %al ## encoding: [0x0f,0x93,0xc0]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.comige.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.comige.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_comigt_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_comigt_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; SSE-NEXT: comiss %xmm1, %xmm0 ## encoding: [0x0f,0x2f,0xc1]
|
|
; SSE-NEXT: seta %al ## encoding: [0x0f,0x97,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_comigt_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX1-NEXT: vcomiss %xmm1, %xmm0 ## encoding: [0xc5,0xf8,0x2f,0xc1]
|
|
; AVX1-NEXT: seta %al ## encoding: [0x0f,0x97,0xc0]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_comigt_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX512-NEXT: vcomiss %xmm1, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x2f,0xc1]
|
|
; AVX512-NEXT: seta %al ## encoding: [0x0f,0x97,0xc0]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.comigt.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.comigt.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_comile_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_comile_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; SSE-NEXT: comiss %xmm0, %xmm1 ## encoding: [0x0f,0x2f,0xc8]
|
|
; SSE-NEXT: setae %al ## encoding: [0x0f,0x93,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_comile_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX1-NEXT: vcomiss %xmm0, %xmm1 ## encoding: [0xc5,0xf8,0x2f,0xc8]
|
|
; AVX1-NEXT: setae %al ## encoding: [0x0f,0x93,0xc0]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_comile_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX512-NEXT: vcomiss %xmm0, %xmm1 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x2f,0xc8]
|
|
; AVX512-NEXT: setae %al ## encoding: [0x0f,0x93,0xc0]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.comile.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.comile.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_comilt_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_comilt_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; SSE-NEXT: comiss %xmm0, %xmm1 ## encoding: [0x0f,0x2f,0xc8]
|
|
; SSE-NEXT: seta %al ## encoding: [0x0f,0x97,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_comilt_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX1-NEXT: vcomiss %xmm0, %xmm1 ## encoding: [0xc5,0xf8,0x2f,0xc8]
|
|
; AVX1-NEXT: seta %al ## encoding: [0x0f,0x97,0xc0]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_comilt_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX512-NEXT: vcomiss %xmm0, %xmm1 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x2f,0xc8]
|
|
; AVX512-NEXT: seta %al ## encoding: [0x0f,0x97,0xc0]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.comilt.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.comilt.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_comineq_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_comineq_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: comiss %xmm1, %xmm0 ## encoding: [0x0f,0x2f,0xc1]
|
|
; SSE-NEXT: setp %al ## encoding: [0x0f,0x9a,0xc0]
|
|
; SSE-NEXT: setne %cl ## encoding: [0x0f,0x95,0xc1]
|
|
; SSE-NEXT: orb %al, %cl ## encoding: [0x08,0xc1]
|
|
; SSE-NEXT: movzbl %cl, %eax ## encoding: [0x0f,0xb6,0xc1]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_comineq_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: vcomiss %xmm1, %xmm0 ## encoding: [0xc5,0xf8,0x2f,0xc1]
|
|
; AVX1-NEXT: setp %al ## encoding: [0x0f,0x9a,0xc0]
|
|
; AVX1-NEXT: setne %cl ## encoding: [0x0f,0x95,0xc1]
|
|
; AVX1-NEXT: orb %al, %cl ## encoding: [0x08,0xc1]
|
|
; AVX1-NEXT: movzbl %cl, %eax ## encoding: [0x0f,0xb6,0xc1]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_comineq_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: vcomiss %xmm1, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x2f,0xc1]
|
|
; AVX512-NEXT: setp %al ## encoding: [0x0f,0x9a,0xc0]
|
|
; AVX512-NEXT: setne %cl ## encoding: [0x0f,0x95,0xc1]
|
|
; AVX512-NEXT: orb %al, %cl ## encoding: [0x08,0xc1]
|
|
; AVX512-NEXT: movzbl %cl, %eax ## encoding: [0x0f,0xb6,0xc1]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.comineq.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.comineq.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_cvtss2si(<4 x float> %a0) {
|
|
; SSE-LABEL: test_x86_sse_cvtss2si:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: cvtss2si %xmm0, %eax ## encoding: [0xf3,0x0f,0x2d,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_cvtss2si:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: vcvtss2si %xmm0, %eax ## encoding: [0xc5,0xfa,0x2d,0xc0]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_cvtss2si:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: vcvtss2si %xmm0, %eax ## EVEX TO VEX Compression encoding: [0xc5,0xfa,0x2d,0xc0]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.cvtss2si(<4 x float> %a0) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.cvtss2si(<4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_cvttss2si(<4 x float> %a0) {
|
|
; SSE-LABEL: test_x86_sse_cvttss2si:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: cvttss2si %xmm0, %eax ## encoding: [0xf3,0x0f,0x2c,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_cvttss2si:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: vcvttss2si %xmm0, %eax ## encoding: [0xc5,0xfa,0x2c,0xc0]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_cvttss2si:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: vcvttss2si %xmm0, %eax ## EVEX TO VEX Compression encoding: [0xc5,0xfa,0x2c,0xc0]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.cvttss2si(<4 x float> %a0) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.cvttss2si(<4 x float>) nounwind readnone
|
|
|
|
|
|
define void @test_x86_sse_ldmxcsr(i8* %a0) {
|
|
; X86-SSE-LABEL: test_x86_sse_ldmxcsr:
|
|
; X86-SSE: ## %bb.0:
|
|
; X86-SSE-NEXT: movl {{[0-9]+}}(%esp), %eax ## encoding: [0x8b,0x44,0x24,0x04]
|
|
; X86-SSE-NEXT: ldmxcsr (%eax) ## encoding: [0x0f,0xae,0x10]
|
|
; X86-SSE-NEXT: retl ## encoding: [0xc3]
|
|
;
|
|
; X86-AVX-LABEL: test_x86_sse_ldmxcsr:
|
|
; X86-AVX: ## %bb.0:
|
|
; X86-AVX-NEXT: movl {{[0-9]+}}(%esp), %eax ## encoding: [0x8b,0x44,0x24,0x04]
|
|
; X86-AVX-NEXT: vldmxcsr (%eax) ## encoding: [0xc5,0xf8,0xae,0x10]
|
|
; X86-AVX-NEXT: retl ## encoding: [0xc3]
|
|
;
|
|
; X64-SSE-LABEL: test_x86_sse_ldmxcsr:
|
|
; X64-SSE: ## %bb.0:
|
|
; X64-SSE-NEXT: ldmxcsr (%rdi) ## encoding: [0x0f,0xae,0x17]
|
|
; X64-SSE-NEXT: retq ## encoding: [0xc3]
|
|
;
|
|
; X64-AVX-LABEL: test_x86_sse_ldmxcsr:
|
|
; X64-AVX: ## %bb.0:
|
|
; X64-AVX-NEXT: vldmxcsr (%rdi) ## encoding: [0xc5,0xf8,0xae,0x17]
|
|
; X64-AVX-NEXT: retq ## encoding: [0xc3]
|
|
call void @llvm.x86.sse.ldmxcsr(i8* %a0)
|
|
ret void
|
|
}
|
|
declare void @llvm.x86.sse.ldmxcsr(i8*) nounwind
|
|
|
|
|
|
|
|
define <4 x float> @test_x86_sse_max_ps(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_max_ps:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: maxps %xmm1, %xmm0 ## encoding: [0x0f,0x5f,0xc1]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_max_ps:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: vmaxps %xmm1, %xmm0, %xmm0 ## encoding: [0xc5,0xf8,0x5f,0xc1]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_max_ps:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: vmaxps %xmm1, %xmm0, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x5f,0xc1]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call <4 x float> @llvm.x86.sse.max.ps(<4 x float> %a0, <4 x float> %a1) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse.max.ps(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define <4 x float> @test_x86_sse_max_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_max_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: maxss %xmm1, %xmm0 ## encoding: [0xf3,0x0f,0x5f,0xc1]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_max_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: vmaxss %xmm1, %xmm0, %xmm0 ## encoding: [0xc5,0xfa,0x5f,0xc1]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_max_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: vmaxss %xmm1, %xmm0, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xfa,0x5f,0xc1]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call <4 x float> @llvm.x86.sse.max.ss(<4 x float> %a0, <4 x float> %a1) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse.max.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define <4 x float> @test_x86_sse_min_ps(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_min_ps:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: minps %xmm1, %xmm0 ## encoding: [0x0f,0x5d,0xc1]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_min_ps:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: vminps %xmm1, %xmm0, %xmm0 ## encoding: [0xc5,0xf8,0x5d,0xc1]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_min_ps:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: vminps %xmm1, %xmm0, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x5d,0xc1]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call <4 x float> @llvm.x86.sse.min.ps(<4 x float> %a0, <4 x float> %a1) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse.min.ps(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define <4 x float> @test_x86_sse_min_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_min_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: minss %xmm1, %xmm0 ## encoding: [0xf3,0x0f,0x5d,0xc1]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_min_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: vminss %xmm1, %xmm0, %xmm0 ## encoding: [0xc5,0xfa,0x5d,0xc1]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_min_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: vminss %xmm1, %xmm0, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xfa,0x5d,0xc1]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call <4 x float> @llvm.x86.sse.min.ss(<4 x float> %a0, <4 x float> %a1) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse.min.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_movmsk_ps(<4 x float> %a0) {
|
|
; SSE-LABEL: test_x86_sse_movmsk_ps:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: movmskps %xmm0, %eax ## encoding: [0x0f,0x50,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX-LABEL: test_x86_sse_movmsk_ps:
|
|
; AVX: ## %bb.0:
|
|
; AVX-NEXT: vmovmskps %xmm0, %eax ## encoding: [0xc5,0xf8,0x50,0xc0]
|
|
; AVX-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.movmsk.ps(<4 x float> %a0) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.movmsk.ps(<4 x float>) nounwind readnone
|
|
|
|
|
|
|
|
define <4 x float> @test_x86_sse_rcp_ps(<4 x float> %a0) {
|
|
; SSE-LABEL: test_x86_sse_rcp_ps:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: rcpps %xmm0, %xmm0 ## encoding: [0x0f,0x53,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX-LABEL: test_x86_sse_rcp_ps:
|
|
; AVX: ## %bb.0:
|
|
; AVX-NEXT: vrcpps %xmm0, %xmm0 ## encoding: [0xc5,0xf8,0x53,0xc0]
|
|
; AVX-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call <4 x float> @llvm.x86.sse.rcp.ps(<4 x float> %a0) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse.rcp.ps(<4 x float>) nounwind readnone
|
|
|
|
|
|
define <4 x float> @test_x86_sse_rcp_ss(<4 x float> %a0) {
|
|
; SSE-LABEL: test_x86_sse_rcp_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: rcpss %xmm0, %xmm0 ## encoding: [0xf3,0x0f,0x53,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX-LABEL: test_x86_sse_rcp_ss:
|
|
; AVX: ## %bb.0:
|
|
; AVX-NEXT: vrcpss %xmm0, %xmm0, %xmm0 ## encoding: [0xc5,0xfa,0x53,0xc0]
|
|
; AVX-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call <4 x float> @llvm.x86.sse.rcp.ss(<4 x float> %a0) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse.rcp.ss(<4 x float>) nounwind readnone
|
|
|
|
|
|
define <4 x float> @test_x86_sse_rsqrt_ps(<4 x float> %a0) {
|
|
; SSE-LABEL: test_x86_sse_rsqrt_ps:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: rsqrtps %xmm0, %xmm0 ## encoding: [0x0f,0x52,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX-LABEL: test_x86_sse_rsqrt_ps:
|
|
; AVX: ## %bb.0:
|
|
; AVX-NEXT: vrsqrtps %xmm0, %xmm0 ## encoding: [0xc5,0xf8,0x52,0xc0]
|
|
; AVX-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call <4 x float> @llvm.x86.sse.rsqrt.ps(<4 x float> %a0) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse.rsqrt.ps(<4 x float>) nounwind readnone
|
|
|
|
|
|
define <4 x float> @test_x86_sse_rsqrt_ss(<4 x float> %a0) {
|
|
; SSE-LABEL: test_x86_sse_rsqrt_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: rsqrtss %xmm0, %xmm0 ## encoding: [0xf3,0x0f,0x52,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX-LABEL: test_x86_sse_rsqrt_ss:
|
|
; AVX: ## %bb.0:
|
|
; AVX-NEXT: vrsqrtss %xmm0, %xmm0, %xmm0 ## encoding: [0xc5,0xfa,0x52,0xc0]
|
|
; AVX-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call <4 x float> @llvm.x86.sse.rsqrt.ss(<4 x float> %a0) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse.rsqrt.ss(<4 x float>) nounwind readnone
|
|
|
|
|
|
define <4 x float> @test_x86_sse_sqrt_ps(<4 x float> %a0) {
|
|
; SSE-LABEL: test_x86_sse_sqrt_ps:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: sqrtps %xmm0, %xmm0 ## encoding: [0x0f,0x51,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_sqrt_ps:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: vsqrtps %xmm0, %xmm0 ## encoding: [0xc5,0xf8,0x51,0xc0]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_sqrt_ps:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: vsqrtps %xmm0, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x51,0xc0]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call <4 x float> @llvm.x86.sse.sqrt.ps(<4 x float> %a0) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse.sqrt.ps(<4 x float>) nounwind readnone
|
|
|
|
|
|
define <4 x float> @test_x86_sse_sqrt_ss(<4 x float> %a0) {
|
|
; SSE-LABEL: test_x86_sse_sqrt_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: sqrtss %xmm0, %xmm0 ## encoding: [0xf3,0x0f,0x51,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_sqrt_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: vsqrtss %xmm0, %xmm0, %xmm0 ## encoding: [0xc5,0xfa,0x51,0xc0]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_sqrt_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: vsqrtss %xmm0, %xmm0, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xfa,0x51,0xc0]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call <4 x float> @llvm.x86.sse.sqrt.ss(<4 x float> %a0) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse.sqrt.ss(<4 x float>) nounwind readnone
|
|
|
|
|
|
define void @test_x86_sse_stmxcsr(i8* %a0) {
|
|
; X86-SSE-LABEL: test_x86_sse_stmxcsr:
|
|
; X86-SSE: ## %bb.0:
|
|
; X86-SSE-NEXT: movl {{[0-9]+}}(%esp), %eax ## encoding: [0x8b,0x44,0x24,0x04]
|
|
; X86-SSE-NEXT: stmxcsr (%eax) ## encoding: [0x0f,0xae,0x18]
|
|
; X86-SSE-NEXT: retl ## encoding: [0xc3]
|
|
;
|
|
; X86-AVX-LABEL: test_x86_sse_stmxcsr:
|
|
; X86-AVX: ## %bb.0:
|
|
; X86-AVX-NEXT: movl {{[0-9]+}}(%esp), %eax ## encoding: [0x8b,0x44,0x24,0x04]
|
|
; X86-AVX-NEXT: vstmxcsr (%eax) ## encoding: [0xc5,0xf8,0xae,0x18]
|
|
; X86-AVX-NEXT: retl ## encoding: [0xc3]
|
|
;
|
|
; X64-SSE-LABEL: test_x86_sse_stmxcsr:
|
|
; X64-SSE: ## %bb.0:
|
|
; X64-SSE-NEXT: stmxcsr (%rdi) ## encoding: [0x0f,0xae,0x1f]
|
|
; X64-SSE-NEXT: retq ## encoding: [0xc3]
|
|
;
|
|
; X64-AVX-LABEL: test_x86_sse_stmxcsr:
|
|
; X64-AVX: ## %bb.0:
|
|
; X64-AVX-NEXT: vstmxcsr (%rdi) ## encoding: [0xc5,0xf8,0xae,0x1f]
|
|
; X64-AVX-NEXT: retq ## encoding: [0xc3]
|
|
call void @llvm.x86.sse.stmxcsr(i8* %a0)
|
|
ret void
|
|
}
|
|
declare void @llvm.x86.sse.stmxcsr(i8*) nounwind
|
|
|
|
|
|
define i32 @test_x86_sse_ucomieq_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_ucomieq_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: ucomiss %xmm1, %xmm0 ## encoding: [0x0f,0x2e,0xc1]
|
|
; SSE-NEXT: setnp %al ## encoding: [0x0f,0x9b,0xc0]
|
|
; SSE-NEXT: sete %cl ## encoding: [0x0f,0x94,0xc1]
|
|
; SSE-NEXT: andb %al, %cl ## encoding: [0x20,0xc1]
|
|
; SSE-NEXT: movzbl %cl, %eax ## encoding: [0x0f,0xb6,0xc1]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_ucomieq_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: vucomiss %xmm1, %xmm0 ## encoding: [0xc5,0xf8,0x2e,0xc1]
|
|
; AVX1-NEXT: setnp %al ## encoding: [0x0f,0x9b,0xc0]
|
|
; AVX1-NEXT: sete %cl ## encoding: [0x0f,0x94,0xc1]
|
|
; AVX1-NEXT: andb %al, %cl ## encoding: [0x20,0xc1]
|
|
; AVX1-NEXT: movzbl %cl, %eax ## encoding: [0x0f,0xb6,0xc1]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_ucomieq_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: vucomiss %xmm1, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x2e,0xc1]
|
|
; AVX512-NEXT: setnp %al ## encoding: [0x0f,0x9b,0xc0]
|
|
; AVX512-NEXT: sete %cl ## encoding: [0x0f,0x94,0xc1]
|
|
; AVX512-NEXT: andb %al, %cl ## encoding: [0x20,0xc1]
|
|
; AVX512-NEXT: movzbl %cl, %eax ## encoding: [0x0f,0xb6,0xc1]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.ucomieq.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.ucomieq.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_ucomige_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_ucomige_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; SSE-NEXT: ucomiss %xmm1, %xmm0 ## encoding: [0x0f,0x2e,0xc1]
|
|
; SSE-NEXT: setae %al ## encoding: [0x0f,0x93,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_ucomige_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX1-NEXT: vucomiss %xmm1, %xmm0 ## encoding: [0xc5,0xf8,0x2e,0xc1]
|
|
; AVX1-NEXT: setae %al ## encoding: [0x0f,0x93,0xc0]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_ucomige_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX512-NEXT: vucomiss %xmm1, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x2e,0xc1]
|
|
; AVX512-NEXT: setae %al ## encoding: [0x0f,0x93,0xc0]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.ucomige.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.ucomige.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_ucomigt_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_ucomigt_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; SSE-NEXT: ucomiss %xmm1, %xmm0 ## encoding: [0x0f,0x2e,0xc1]
|
|
; SSE-NEXT: seta %al ## encoding: [0x0f,0x97,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_ucomigt_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX1-NEXT: vucomiss %xmm1, %xmm0 ## encoding: [0xc5,0xf8,0x2e,0xc1]
|
|
; AVX1-NEXT: seta %al ## encoding: [0x0f,0x97,0xc0]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_ucomigt_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX512-NEXT: vucomiss %xmm1, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x2e,0xc1]
|
|
; AVX512-NEXT: seta %al ## encoding: [0x0f,0x97,0xc0]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.ucomigt.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.ucomigt.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_ucomile_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_ucomile_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; SSE-NEXT: ucomiss %xmm0, %xmm1 ## encoding: [0x0f,0x2e,0xc8]
|
|
; SSE-NEXT: setae %al ## encoding: [0x0f,0x93,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_ucomile_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX1-NEXT: vucomiss %xmm0, %xmm1 ## encoding: [0xc5,0xf8,0x2e,0xc8]
|
|
; AVX1-NEXT: setae %al ## encoding: [0x0f,0x93,0xc0]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_ucomile_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX512-NEXT: vucomiss %xmm0, %xmm1 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x2e,0xc8]
|
|
; AVX512-NEXT: setae %al ## encoding: [0x0f,0x93,0xc0]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.ucomile.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.ucomile.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_ucomilt_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_ucomilt_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; SSE-NEXT: ucomiss %xmm0, %xmm1 ## encoding: [0x0f,0x2e,0xc8]
|
|
; SSE-NEXT: seta %al ## encoding: [0x0f,0x97,0xc0]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_ucomilt_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX1-NEXT: vucomiss %xmm0, %xmm1 ## encoding: [0xc5,0xf8,0x2e,0xc8]
|
|
; AVX1-NEXT: seta %al ## encoding: [0x0f,0x97,0xc0]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_ucomilt_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: xorl %eax, %eax ## encoding: [0x31,0xc0]
|
|
; AVX512-NEXT: vucomiss %xmm0, %xmm1 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x2e,0xc8]
|
|
; AVX512-NEXT: seta %al ## encoding: [0x0f,0x97,0xc0]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.ucomilt.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.ucomilt.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define i32 @test_x86_sse_ucomineq_ss(<4 x float> %a0, <4 x float> %a1) {
|
|
; SSE-LABEL: test_x86_sse_ucomineq_ss:
|
|
; SSE: ## %bb.0:
|
|
; SSE-NEXT: ucomiss %xmm1, %xmm0 ## encoding: [0x0f,0x2e,0xc1]
|
|
; SSE-NEXT: setp %al ## encoding: [0x0f,0x9a,0xc0]
|
|
; SSE-NEXT: setne %cl ## encoding: [0x0f,0x95,0xc1]
|
|
; SSE-NEXT: orb %al, %cl ## encoding: [0x08,0xc1]
|
|
; SSE-NEXT: movzbl %cl, %eax ## encoding: [0x0f,0xb6,0xc1]
|
|
; SSE-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX1-LABEL: test_x86_sse_ucomineq_ss:
|
|
; AVX1: ## %bb.0:
|
|
; AVX1-NEXT: vucomiss %xmm1, %xmm0 ## encoding: [0xc5,0xf8,0x2e,0xc1]
|
|
; AVX1-NEXT: setp %al ## encoding: [0x0f,0x9a,0xc0]
|
|
; AVX1-NEXT: setne %cl ## encoding: [0x0f,0x95,0xc1]
|
|
; AVX1-NEXT: orb %al, %cl ## encoding: [0x08,0xc1]
|
|
; AVX1-NEXT: movzbl %cl, %eax ## encoding: [0x0f,0xb6,0xc1]
|
|
; AVX1-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
;
|
|
; AVX512-LABEL: test_x86_sse_ucomineq_ss:
|
|
; AVX512: ## %bb.0:
|
|
; AVX512-NEXT: vucomiss %xmm1, %xmm0 ## EVEX TO VEX Compression encoding: [0xc5,0xf8,0x2e,0xc1]
|
|
; AVX512-NEXT: setp %al ## encoding: [0x0f,0x9a,0xc0]
|
|
; AVX512-NEXT: setne %cl ## encoding: [0x0f,0x95,0xc1]
|
|
; AVX512-NEXT: orb %al, %cl ## encoding: [0x08,0xc1]
|
|
; AVX512-NEXT: movzbl %cl, %eax ## encoding: [0x0f,0xb6,0xc1]
|
|
; AVX512-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
%res = call i32 @llvm.x86.sse.ucomineq.ss(<4 x float> %a0, <4 x float> %a1) ; <i32> [#uses=1]
|
|
ret i32 %res
|
|
}
|
|
declare i32 @llvm.x86.sse.ucomineq.ss(<4 x float>, <4 x float>) nounwind readnone
|
|
|
|
|
|
define void @sfence() nounwind {
|
|
; CHECK-LABEL: sfence:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: sfence ## encoding: [0x0f,0xae,0xf8]
|
|
; CHECK-NEXT: ret{{[l|q]}} ## encoding: [0xc3]
|
|
tail call void @llvm.x86.sse.sfence()
|
|
ret void
|
|
}
|
|
declare void @llvm.x86.sse.sfence() nounwind
|