| .. |
|
AArch64
|
[COFF, ARM64] Make sure to forward arguments from vararg to musttail vararg
|
2018-10-30 20:46:10 +00:00 |
|
AMDGPU
|
Revert r345542: AMDGPU: Enable code object v3 by default
|
2018-10-30 22:02:40 +00:00 |
|
ARC
|
…
|
|
|
ARM
|
[ARM][NFC] Make tests immune to better div optimizations
|
2018-10-30 22:08:13 +00:00 |
|
AVR
|
[AVR] Fix the 'call.ll' CodeGen test
|
2018-10-10 03:21:42 +00:00 |
|
BPF
|
[bpf] Test case for symbol information in object file
|
2018-09-22 17:31:01 +00:00 |
|
Generic
|
[MIR] Simplify and move MIR test
|
2018-10-26 16:00:29 +00:00 |
|
Hexagon
|
[Pipeliner] Mark swp-art-deps-rec.ll as REQUIRES: asserts after rL345319
|
2018-10-26 03:15:56 +00:00 |
|
Inputs
|
…
|
|
|
Lanai
|
…
|
|
|
MIR
|
[MIR] Simplify and move MIR test
|
2018-10-26 16:00:29 +00:00 |
|
MSP430
|
…
|
|
|
Mips
|
[DAGCombiner] Improve X div/rem Y fold if single bit element type
|
2018-10-30 09:07:22 +00:00 |
|
NVPTX
|
…
|
|
|
Nios2
|
…
|
|
|
PowerPC
|
Relax fast register allocator related test cases; NFC
|
2018-10-29 20:10:42 +00:00 |
|
RISCV
|
[RISCV] Eliminate unnecessary masking of promoted shift amounts
|
2018-10-12 23:18:52 +00:00 |
|
SPARC
|
Relax fast register allocator related test cases; NFC
|
2018-10-29 20:10:42 +00:00 |
|
SystemZ
|
[SchedModel] Fix for read advance cycles with implicit pseudo operands.
|
2018-10-30 15:04:40 +00:00 |
|
Thumb
|
[ARM] Make InstrEmitter mark CPSR defs dead for Thumb1.
|
2018-10-26 19:32:24 +00:00 |
|
Thumb2
|
[SchedModel] Fix for read advance cycles with implicit pseudo operands.
|
2018-10-30 15:04:40 +00:00 |
|
WebAssembly
|
[WebAssembly] Lower away condition truncations for scalar selects
|
2018-10-29 18:38:12 +00:00 |
|
WinCFGuard
|
[COFF] Emit @feat.00 on 64-bit and set the CFG bit when emitting guardcf tables
|
2018-09-19 09:58:30 +00:00 |
|
WinEH
|
…
|
|
|
X86
|
[FPEnv] [FPEnv] Add constrained intrinsics for MAXNUM and MINNUM
|
2018-10-30 21:01:29 +00:00 |
|
XCore
|
Relax fast register allocator related test cases; NFC
|
2018-10-29 20:10:42 +00:00 |
f739066e8a