forked from OSchip/llvm-project
33 lines
1.2 KiB
TableGen
33 lines
1.2 KiB
TableGen
//===-- CSKY.td - Describe the CSKY Target Machine ---------*- tablegen -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "llvm/Target/Target.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Registers, calling conventions, instruction descriptions.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "CSKYRegisterInfo.td"
|
|
include "CSKYInstrInfo.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// CSKY processors supported.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def : ProcessorModel<"generic-csky", NoSchedModel, []>;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Define the CSKY target.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def CSKYInstrInfo : InstrInfo;
|
|
|
|
def CSKY : Target {
|
|
let InstructionSet = CSKYInstrInfo;
|
|
}
|