Thomas Raoux 15bcc36eed [mlir][gpu] Move async copy ops to NVGPU and add caching hints ... Move async copy operations to NVGPU as they only exist on NV target and are designed to match ptx semantic. This allows us to also add more fine grain caching hint attribute to the op. Add hint to bypass L1 and hook it up to NVVM op. Differential Revision: https://reviews.llvm.org/D125244		2022-05-10 22:30:24 +00:00
..
CMakeLists.txt	[mlir][NFC] Rename StandardToLLVM to FuncToLLVM	2022-03-07 11:25:23 -08:00
GPUToNVVM.td	[mlir] Split out AttrDef/TypeDef and pattern constructs from OpBase.td	2022-03-15 00:18:03 -07:00
LowerGpuOpsToNVVMOps.cpp	[mlir][gpu] Move async copy ops to NVGPU and add caching hints	2022-05-10 22:30:24 +00:00
WmmaOpsToNvvm.cpp	Rename PatternRewriteSet::insert to add	2022-02-18 12:18:41 +01:00