forked from OSchip/llvm-project
ddf5e86c22
r361845 changed the way we handle "D16" vs. "D32" targets; there used to be a negative "d16" which removed instructions from the instruction set, and now there's a "d32" feature which adds instructions to the instruction set. This is good, but there was an oversight in the implementation: the behavior of VFPv2 was changed. In particular, the "vfp2" feature was changed to imply "d32". This is wrong: VFPv2 only supports 16 D registers. In practice, this means if you specify -mfpu=vfpv2, the compiler will generate illegal instructions. This patch gets rid of "vfp2d16" and "vfp2d16sp", and fixes "vfp2" and "vfp2sp" so they don't imply "d32". Differential Revision: https://reviews.llvm.org/D67375 llvm-svn: 372186 |
||
---|---|---|
.. | ||
arm-call-lowering.ll | ||
arm-instruction-select-cmp.mir | ||
arm-instruction-select-combos.mir | ||
arm-instruction-select.mir | ||
arm-irtranslator.ll | ||
arm-isel-divmod.ll | ||
arm-isel-fp.ll | ||
arm-isel-globals-pic.ll | ||
arm-isel-globals-ropi-rwpi.ll | ||
arm-isel-globals-static.ll | ||
arm-isel.ll | ||
arm-legalize-binops-neon.mir | ||
arm-legalize-binops.mir | ||
arm-legalize-bitcounts.mir | ||
arm-legalize-casts.mir | ||
arm-legalize-cmp.mir | ||
arm-legalize-consts.mir | ||
arm-legalize-control-flow.mir | ||
arm-legalize-divmod.mir | ||
arm-legalize-exts.mir | ||
arm-legalize-fp.mir | ||
arm-legalize-globals.mir | ||
arm-legalize-load-store.mir | ||
arm-legalize-select.mir | ||
arm-legalize-vfp4.mir | ||
arm-legalizer.mir | ||
arm-param-lowering.ll | ||
arm-regbankselect.mir | ||
arm-select-copy_to_regclass-of-fptosi.mir | ||
arm-select-globals-pic.mir | ||
arm-select-globals-ropi-rwpi.mir | ||
arm-select-globals-static.mir | ||
arm-unsupported.ll | ||
irtranslator-varargs-lowering.ll | ||
lit.local.cfg | ||
pr35375.ll | ||
select-clz.mir | ||
select-dbg.mir | ||
select-fp-const.mir | ||
select-fp.mir | ||
select-neon.mir | ||
select-pkhbt.mir | ||
select-pr35926.mir | ||
select-revsh.mir | ||
thumb-instruction-select-cmp.mir | ||
thumb-isel-globals-pic.ll | ||
thumb-isel-globals-ropi-rwpi.ll | ||
thumb-isel-globals-static.ll | ||
thumb-select-arithmetic-ops.mir | ||
thumb-select-br.mir | ||
thumb-select-casts.mir | ||
thumb-select-exts.mir | ||
thumb-select-globals-pic.mir | ||
thumb-select-globals-ropi-rwpi.mir | ||
thumb-select-globals-static.mir | ||
thumb-select-imm.mir | ||
thumb-select-load-store.mir | ||
thumb-select-logical-ops.mir | ||
thumb-select-phi.mir | ||
thumb-select-select.mir | ||
thumb-select-shifts.mir |