forked from OSchip/llvm-project
c268688643
On ARM, peephole optimization for ABS creates a trivial cfg triangle which tempts machine sink to sink instructions in code which is really straight line code. Sometimes this sinking may alter register allocator input such that use and def of a reg is divided by a branch in between, which may result in extra spills. Now mahine sink avoids sinking if final sink destination is post dominator. Radar 10266272. llvm-svn: 146604 |
||
|---|---|---|
| .. | ||
| ARM | ||
| CBackend | ||
| CPP | ||
| CellSPU | ||
| Generic | ||
| Hexagon | ||
| MBlaze | ||
| MSP430 | ||
| Mips | ||
| PTX | ||
| PowerPC | ||
| SPARC | ||
| Thumb | ||
| Thumb2 | ||
| X86 | ||
| XCore | ||