maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC/Hexagon
History
Sumanth Gundapaneni e1983bcf55 [Hexagon] New HVX target features. 
This patch lets the llvm tools handle the new HVX target features that
are added by frontend (clang). The target-features are of the form
"hvx-length64b" for 64 Byte HVX mode, "hvx-length128b" for 128 Byte mode HVX.
"hvx-double" is an alias to "hvx-length128b" and is soon will be deprecated.
The hvx version target feature is upgated form "+hvx" to "+hvxv{version_number}.
Eg: "+hvxv62"

For the correct HVX code generation, the user must use the following
target features.
For 64B mode: "+hvxv62" "+hvx-length64b"
For 128B mode: "+hvxv62" "+hvx-length128b"

Clang picks a default length if none is specified. If for some reason,
no hvx-length is specified to llvm, the compilation will bail out.
There is a corresponding clang patch.

Differential Revision: https://reviews.llvm.org/D38851

llvm-svn: 316101
 		2017-10-18 18:07:07 +00:00
..
PacketRules [Hexagon] Move checking AXOK to checker 2017-05-02 18:00:37 +00:00
instructions [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
align.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
asmMap.s [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
basic.ll
…
bug20416.s [Hexagon] Fixing test from 297920 to add Hexagon triple. 2017-03-16 01:52:10 +00:00
capitalizedEndloop.s [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
common-redeclare.s [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
dcfetch-symbol.s [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
dcfetch.s
…
dealloc-return-jump.s [Hexagon] Make sure duplexed dealloc_returns are checked for double jumps 2017-05-02 18:03:08 +00:00
decode_acc_type.s [Hexagon] Adding gp+ to the syntax of gp-relative instructions 2017-02-06 23:18:57 +00:00
dis-duplex-p0.s [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
double-vector-producer.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
duplex-addi-global-imm.s [Hexagon] Handle a global operand to A2_addi when creating duplexes 2017-06-22 15:53:31 +00:00
duplex-registers.s [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
elf-flags.s [Hexagon] Introduce Hexagon V62 2017-02-10 23:46:45 +00:00
empty_asm.s
…
equ.s [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
ext-callt-rel.s [Hexagon] Fix relocation kind for extended predicated calls 2017-02-02 20:21:56 +00:00
extended_relocations.ll [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
extender.s [Hexagon] Adding gp+ to the syntax of gp-relative instructions 2017-02-06 23:18:57 +00:00
fixups.s [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
got.s
…
iconst.s [Hexagon] Change iconst to emit 27bit relocation 2017-05-02 18:19:11 +00:00
inst_add.ll
…
inst_add64.ll
…
inst_and.ll
…
inst_and64.ll
…
inst_aslh.ll
…
inst_asrh.ll
…
inst_cmp_eq.ll [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
inst_cmp_eqi.ll [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
inst_cmp_gt.ll [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
inst_cmp_gti.ll [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
inst_cmp_lt.ll [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
inst_cmp_ugt.ll [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
inst_cmp_ugti.ll [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
inst_cmp_ult.ll [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
inst_or.ll
…
inst_or64.ll
…
inst_select.ll [Hexagon] Fix testcase accidentally broken by r296645 2017-03-01 17:53:42 +00:00
inst_sub.ll
…
inst_sub64.ll
…
inst_sxtb.ll
…
inst_sxth.ll
…
inst_xor.ll
…
inst_xor64.ll
…
inst_zxtb.ll
…
inst_zxth.ll
…
jumpdoublepound.s [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
labels.s [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
lcomm.s
…
lit.local.cfg
…
load-GPRel.s [Hexagon] Adding gp+ to the syntax of gp-relative instructions 2017-02-06 23:18:57 +00:00
missing_label.s [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
multiple_errs.s [Hexagon] Give better error messages for solo instruction errors 2017-05-01 20:06:01 +00:00
new-value-check.s
…
non-relocatable.s [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
not-over.s [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
not_found.s [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
offset.s [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
operand-range.s [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
out_of_range.s
…
parse-pound-hi.s [Hexagon] Adding gp+ to the syntax of gp-relative instructions 2017-02-06 23:18:57 +00:00
pcrel.s
…
plt-rel.s [Hexagon] Add extenders for GD_PLT_B22_PCREL and LD_PLT_B22_PCREL 2017-05-02 18:15:33 +00:00
reg_altnames.s [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
register-alt-names.s [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
registers_readonly.s [Hexagon] Improving error reporting for writing to read only registers 2017-05-01 20:10:41 +00:00
relaxed_newvalue.s [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
relocations.s [Hexagon] Update MCTargetDesc 2017-02-06 19:35:46 +00:00
ro-c9.s [Hexagon] Improving error reporting for writing to read only registers 2017-05-01 20:10:41 +00:00
ro-cc9.s [Hexagon] Improving error reporting for writing to read only registers 2017-05-01 20:10:41 +00:00
solo-axok.s [Hexagon] Move checking AXOK to checker 2017-05-02 18:00:37 +00:00
store-GPRel.s [Hexagon] Adding gp+ to the syntax of gp-relative instructions 2017-02-06 23:18:57 +00:00
test.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
tprel_noextend.s
…
two-extenders.s [Hexagon] Replace instruction definitions with auto-generated ones 2017-02-10 15:33:13 +00:00
two_ext.s
…
v60-alu.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
v60-misc.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
v60-permute.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
v60-shift.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
v60-vcmp.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
v60-vmem.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
v60-vmpy-acc.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
v60-vmpy1.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
v60lookup.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
v62_all.s [Hexagon] New HVX target features. 2017-10-18 18:07:07 +00:00
v62_jumps.s [Hexagon] Introduce Hexagon V62 2017-02-10 23:46:45 +00:00
v62a.s [Hexagon] Introduce Hexagon V62 2017-02-10 23:46:45 +00:00
v62a_regs.s [Hexagon] Introduce Hexagon V62 2017-02-10 23:46:45 +00:00