forked from OSchip/llvm-project
211 lines
8.4 KiB
C
211 lines
8.4 KiB
C
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
|
|
// REQUIRES: aarch64-registered-target
|
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
|
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK
|
|
// RUN: %clang_cc1 -DSVE_OVERLOADED_FORMS -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
|
|
// RUN: %clang_cc1 -DSVE_OVERLOADED_FORMS -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK
|
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -o /dev/null %s
|
|
#include <arm_sve.h>
|
|
|
|
#ifdef SVE_OVERLOADED_FORMS
|
|
// A simple used,unused... macro, long enough to represent any SVE builtin.
|
|
#define SVE_ACLE_FUNC(A1,A2_UNUSED,A3,A4_UNUSED) A1##A3
|
|
#else
|
|
#define SVE_ACLE_FUNC(A1,A2,A3,A4) A1##A2##A3##A4
|
|
#endif
|
|
|
|
// CHECK-LABEL: @test_svqdech_n_s32(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.aarch64.sve.sqdech.n32(i32 [[OP:%.*]], i32 31, i32 1)
|
|
// CHECK-NEXT: ret i32 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z18test_svqdech_n_s32i(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.aarch64.sve.sqdech.n32(i32 [[OP:%.*]], i32 31, i32 1)
|
|
// CPP-CHECK-NEXT: ret i32 [[TMP0]]
|
|
//
|
|
int32_t test_svqdech_n_s32(int32_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech,_n_s32,,)(op, 1);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svqdech_n_s32_1(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.aarch64.sve.sqdech.n32(i32 [[OP:%.*]], i32 31, i32 16)
|
|
// CHECK-NEXT: ret i32 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z20test_svqdech_n_s32_1i(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.aarch64.sve.sqdech.n32(i32 [[OP:%.*]], i32 31, i32 16)
|
|
// CPP-CHECK-NEXT: ret i32 [[TMP0]]
|
|
//
|
|
int32_t test_svqdech_n_s32_1(int32_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech,_n_s32,,)(op, 16);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svqdech_n_s64(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.sqdech.n64(i64 [[OP:%.*]], i32 31, i32 1)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z18test_svqdech_n_s64l(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.sqdech.n64(i64 [[OP:%.*]], i32 31, i32 1)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
int64_t test_svqdech_n_s64(int64_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech,_n_s64,,)(op, 1);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svqdech_n_u32(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.aarch64.sve.uqdech.n32(i32 [[OP:%.*]], i32 31, i32 16)
|
|
// CHECK-NEXT: ret i32 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z18test_svqdech_n_u32j(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.aarch64.sve.uqdech.n32(i32 [[OP:%.*]], i32 31, i32 16)
|
|
// CPP-CHECK-NEXT: ret i32 [[TMP0]]
|
|
//
|
|
uint32_t test_svqdech_n_u32(uint32_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech,_n_u32,,)(op, 16);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svqdech_n_u64(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.uqdech.n64(i64 [[OP:%.*]], i32 31, i32 1)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z18test_svqdech_n_u64m(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.uqdech.n64(i64 [[OP:%.*]], i32 31, i32 1)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svqdech_n_u64(uint64_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech,_n_u64,,)(op, 1);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svqdech_pat_n_s32(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.aarch64.sve.sqdech.n32(i32 [[OP:%.*]], i32 10, i32 16)
|
|
// CHECK-NEXT: ret i32 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z22test_svqdech_pat_n_s32i(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.aarch64.sve.sqdech.n32(i32 [[OP:%.*]], i32 10, i32 16)
|
|
// CPP-CHECK-NEXT: ret i32 [[TMP0]]
|
|
//
|
|
int32_t test_svqdech_pat_n_s32(int32_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech_pat,_n_s32,,)(op, SV_VL32, 16);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svqdech_pat_n_s64(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.sqdech.n64(i64 [[OP:%.*]], i32 11, i32 1)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z22test_svqdech_pat_n_s64l(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.sqdech.n64(i64 [[OP:%.*]], i32 11, i32 1)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
int64_t test_svqdech_pat_n_s64(int64_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech_pat,_n_s64,,)(op, SV_VL64, 1);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svqdech_pat_n_u32(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.aarch64.sve.uqdech.n32(i32 [[OP:%.*]], i32 12, i32 16)
|
|
// CHECK-NEXT: ret i32 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z22test_svqdech_pat_n_u32j(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i32 @llvm.aarch64.sve.uqdech.n32(i32 [[OP:%.*]], i32 12, i32 16)
|
|
// CPP-CHECK-NEXT: ret i32 [[TMP0]]
|
|
//
|
|
uint32_t test_svqdech_pat_n_u32(uint32_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech_pat,_n_u32,,)(op, SV_VL128, 16);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svqdech_pat_n_u64(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.uqdech.n64(i64 [[OP:%.*]], i32 13, i32 1)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z22test_svqdech_pat_n_u64m(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.uqdech.n64(i64 [[OP:%.*]], i32 13, i32 1)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svqdech_pat_n_u64(uint64_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech_pat,_n_u64,,)(op, SV_VL256, 1);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svqdech_s16(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i16> @llvm.aarch64.sve.sqdech.nxv8i16(<vscale x 8 x i16> [[OP:%.*]], i32 31, i32 16)
|
|
// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z16test_svqdech_s16u11__SVInt16_t(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i16> @llvm.aarch64.sve.sqdech.nxv8i16(<vscale x 8 x i16> [[OP:%.*]], i32 31, i32 16)
|
|
// CPP-CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]
|
|
//
|
|
svint16_t test_svqdech_s16(svint16_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech,_s16,,)(op, 16);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svqdech_u16(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i16> @llvm.aarch64.sve.uqdech.nxv8i16(<vscale x 8 x i16> [[OP:%.*]], i32 31, i32 1)
|
|
// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z16test_svqdech_u16u12__SVUint16_t(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i16> @llvm.aarch64.sve.uqdech.nxv8i16(<vscale x 8 x i16> [[OP:%.*]], i32 31, i32 1)
|
|
// CPP-CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]
|
|
//
|
|
svuint16_t test_svqdech_u16(svuint16_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech,_u16,,)(op, 1);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svqdech_pat_s16(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i16> @llvm.aarch64.sve.sqdech.nxv8i16(<vscale x 8 x i16> [[OP:%.*]], i32 29, i32 16)
|
|
// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z20test_svqdech_pat_s16u11__SVInt16_t(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i16> @llvm.aarch64.sve.sqdech.nxv8i16(<vscale x 8 x i16> [[OP:%.*]], i32 29, i32 16)
|
|
// CPP-CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]
|
|
//
|
|
svint16_t test_svqdech_pat_s16(svint16_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech_pat,_s16,,)(op, SV_MUL4, 16);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svqdech_pat_u16(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i16> @llvm.aarch64.sve.uqdech.nxv8i16(<vscale x 8 x i16> [[OP:%.*]], i32 30, i32 1)
|
|
// CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z20test_svqdech_pat_u16u12__SVUint16_t(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i16> @llvm.aarch64.sve.uqdech.nxv8i16(<vscale x 8 x i16> [[OP:%.*]], i32 30, i32 1)
|
|
// CPP-CHECK-NEXT: ret <vscale x 8 x i16> [[TMP0]]
|
|
//
|
|
svuint16_t test_svqdech_pat_u16(svuint16_t op)
|
|
{
|
|
return SVE_ACLE_FUNC(svqdech_pat,_u16,,)(op, SV_MUL3, 1);
|
|
}
|