forked from OSchip/llvm-project
3af2c992dc
This change fixes the issue that arises when we duplicate condition from the predecessor block. If the condition's arguments are not considered alive across the blocks, fast regalloc gets confused and starts generating reloads from the slots that have never been spilled to. This change also leads to smaller code given that, unlike on architectures with condition codes, on Mips we can branch directly on register value, thus we gain nothing by duplication. Patch by Dragan Mladjenovic. Differential Revision: https://reviews.llvm.org/D48642 llvm-svn: 336084 |
||
|---|---|---|
| .. | ||
| br1.ll | ||
| bswap1.ll | ||
| callabi.ll | ||
| check-disabled-mcpus.ll | ||
| constexpr-address.ll | ||
| div1.ll | ||
| double-arg.ll | ||
| fast-isel-softfloat-lower-args.ll | ||
| fastalloca.ll | ||
| fastcc-miss.ll | ||
| fpcmpa.ll | ||
| fpext.ll | ||
| fpintconv.ll | ||
| fptrunc.ll | ||
| icmpa.ll | ||
| icmpbr1.ll | ||
| loadstore2.ll | ||
| loadstoreconv.ll | ||
| loadstrconst.ll | ||
| logopm.ll | ||
| memtest1.ll | ||
| mul1.ll | ||
| nullvoid.ll | ||
| overflt.ll | ||
| rem1.ll | ||
| retabi.ll | ||
| sel1.ll | ||
| shftopm.ll | ||
| shift.ll | ||
| simplestore.ll | ||
| simplestorefp1.ll | ||
| simplestorei.ll | ||
| stackloadstore.ll | ||