..
AArch64
fix to outline cfi instruction when can be grouped in a tail call
2020-04-17 22:26:34 -07:00
AMDGPU
[AMDGPU] copyPhysReg() for 16 bit SGPR subregs
2020-04-17 11:59:39 -07:00
ARC
…
ARM
[ARM] Mir test for machine sinking multiple def instructions. NFC
2020-04-16 20:58:14 +01:00
AVR
[AVR] Generalize the previous interrupt bugfix to signal handlers too
2020-03-31 19:33:34 +13:00
BPF
[llvm] Fix missing FileCheck directive colons
2020-04-06 09:59:08 -06:00
Generic
[mir-strip-debug] Optionally preserve debug info that wasn't from debugify/mir-debugify
2020-04-10 15:24:14 -07:00
Hexagon
[Pipeliner] Fix the bug in pragma that disables the pipeliner.
2020-04-10 12:52:16 -05:00
Inputs
…
Lanai
…
MIR
[X86] Clean up some mir tests with INLINEASM to avoid regdef or to correct the immediate for the regdef.
2020-04-17 21:55:44 -07:00
MSP430
…
Mips
[MIR] Add comments to INLINEASM immediate flag MachineOperands
2020-04-16 13:46:14 +02:00
NVPTX
[llvm] Fix missing FileCheck directive colons
2020-04-06 09:59:08 -06:00
PowerPC
[CodeGen] Support freeze expand for ppc_fp128
2020-04-20 07:27:41 +00:00
RISCV
[RISCV][AsmParser] Implement .option (no)pic
2020-04-17 12:08:30 +00:00
SPARC
…
SystemZ
[SystemZ] Bugfix in adjustSubwordCmp()
2020-04-15 12:58:39 +02:00
Thumb
[ARM] unwinding .pad instructions missing in execute-only prologue
2020-04-07 11:51:59 +01:00
Thumb2
[ARM] Regenerate tests. NFC
2020-04-19 13:45:39 +01:00
VE
[VE] Update integer arithmetic instructions
2020-04-15 09:47:51 +02:00
WebAssembly
[WebAssembly] Add int32 DW_OP_WASM_location variant
2020-04-16 16:32:17 -07:00
WinCFGuard
…
WinEH
…
X86
Handle CET for -exception-model sjlj
2020-04-20 11:13:40 +08:00
XCore
…