forked from OSchip/llvm-project
64 lines
1.8 KiB
C++
64 lines
1.8 KiB
C++
//===-- HexagonMCTargetDesc.h - Hexagon Target Descriptions -----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file provides Hexagon specific target descriptions.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONMCTARGETDESC_H
|
|
#define LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONMCTARGETDESC_H
|
|
|
|
#include <cstdint>
|
|
|
|
namespace llvm {
|
|
class MCAsmBackend;
|
|
class MCCodeEmitter;
|
|
class MCContext;
|
|
class MCInstrInfo;
|
|
class MCObjectWriter;
|
|
class MCRegisterInfo;
|
|
class MCSubtargetInfo;
|
|
class Target;
|
|
class StringRef;
|
|
class raw_ostream;
|
|
class raw_pwrite_stream;
|
|
|
|
extern Target TheHexagonTarget;
|
|
|
|
MCInstrInfo *createHexagonMCInstrInfo();
|
|
|
|
MCCodeEmitter *createHexagonMCCodeEmitter(MCInstrInfo const &MCII,
|
|
MCRegisterInfo const &MRI,
|
|
MCContext &MCT);
|
|
|
|
MCAsmBackend *createHexagonAsmBackend(Target const &T,
|
|
MCRegisterInfo const &MRI, StringRef TT,
|
|
StringRef CPU);
|
|
|
|
MCObjectWriter *createHexagonELFObjectWriter(raw_pwrite_stream &OS,
|
|
uint8_t OSABI, StringRef CPU);
|
|
|
|
} // End llvm namespace
|
|
|
|
// Define symbolic names for Hexagon registers. This defines a mapping from
|
|
// register name to register number.
|
|
//
|
|
#define GET_REGINFO_ENUM
|
|
#include "HexagonGenRegisterInfo.inc"
|
|
|
|
// Defines symbolic names for the Hexagon instructions.
|
|
//
|
|
#define GET_INSTRINFO_ENUM
|
|
#include "HexagonGenInstrInfo.inc"
|
|
|
|
#define GET_SUBTARGETINFO_ENUM
|
|
#include "HexagonGenSubtargetInfo.inc"
|
|
|
|
#endif
|