forked from OSchip/llvm-project
52adb575e6
This will allow inline assembler code to utilize these features, but no automatic lowering is provided, except for the previously provided @llvm.trap, which lowers to "ta 5". The change also separates out the different assembly language syntaxes for V8 and V9 Sparc. Previously, only V9 Sparc assembly syntax was provided. The change also corrects the selection order of trap disassembly, allowing, e.g. "ta %g0 + 15" to be rendered, more readably, as "ta 15", ignoring the %g0 register. This is per the sparc v8 and v9 manuals. Check-in includes many extra unit tests to check this works correctly on both V8 and V9 Sparc processors. Code Reviewed at http://reviews.llvm.org/D17960. llvm-svn: 263044 |
||
|---|---|---|
| .. | ||
| lit.local.cfg | ||
| sparc-alu-instructions.s | ||
| sparc-asm-errors.s | ||
| sparc-assembly-exprs.s | ||
| sparc-atomic-instructions.s | ||
| sparc-coproc.s | ||
| sparc-ctrl-instructions.s | ||
| sparc-directive-xword.s | ||
| sparc-directives.s | ||
| sparc-fp-instructions.s | ||
| sparc-little-endian.s | ||
| sparc-mem-instructions.s | ||
| sparc-nop-data.s | ||
| sparc-pic.s | ||
| sparc-relocations.s | ||
| sparc-special-registers.s | ||
| sparc-synthetic-instructions.s | ||
| sparc-traps.s | ||
| sparc-v9-traps.s | ||
| sparc-vis.s | ||
| sparc64-alu-instructions.s | ||
| sparc64-ctrl-instructions.s | ||
| sparcv8-instructions.s | ||
| sparcv9-atomic-instructions.s | ||
| sparcv9-instructions.s | ||