maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC
History
Chuang-Yu Cheng 065969ec8e [Power9] Implement new altivec instructions: permute, count zero, extend sign, negate, parity, shift/rotate, mul10 
This change implements the following vector operations:
- vclzlsbb vctzlsbb vctzb vctzd vctzh vctzw
- vextsb2w vextsh2w vextsb2d vextsh2d vextsw2d
- vnegd vnegw
- vprtybd vprtybq vprtybw
- vbpermd vpermr
- vrlwnm vrlwmi vrldnm vrldmi vslv vsrv
- vmul10cuq vmul10uq vmul10ecuq vmul10euq

28 instructions

Thanks Nemanja, Kit for invaluable hints and discussion!
Reviewers: hal, nemanja, kbarton, tjablin, amehsan

Phabricator: http://reviews.llvm.org/D15887
llvm-svn: 264504
 		2016-03-26 05:46:11 +00:00
..
AArch64 [AArch64] Replace some uses of report_fatal_error with reportError in AArch64 ELF object writer 2016-03-23 13:45:03 +00:00
AMDGPU [AMDGPU] Fix missing assembler predicates. 2016-03-23 04:27:26 +00:00
ARM ARM: Support relative references using the PREL31 symbol variant. 2016-03-10 19:30:18 +00:00
AsmParser [MCParser] Accept uppercase radix variants 0X and 0B 2016-03-18 18:22:07 +00:00
COFF [codeview] Dump def range lengths in hex 2016-02-11 23:40:14 +00:00
Disassembler [Power9] Implement new altivec instructions: permute, count zero, extend sign, negate, parity, shift/rotate, mul10 2016-03-26 05:46:11 +00:00
ELF [ELF][gcc compatibility]: support section names with special characters (e.g. "/") 2016-03-22 11:23:15 +00:00
Hexagon [Hexagon] Add handling fixups and instruction relaxation 2016-03-21 20:27:17 +00:00
MachO [MachO] Extend the alt_entry support for aliases added in r263521 to 2016-03-15 04:20:49 +00:00
Markup
…
Mips [MC][mips] Add MipsMCInstrAnalysis class and register it as MC instruction analyzer 2016-03-24 17:18:14 +00:00
PowerPC [Power9] Implement new altivec instructions: permute, count zero, extend sign, negate, parity, shift/rotate, mul10 2016-03-26 05:46:11 +00:00
Sparc This change adds co-processor condition branching and conditional traps to the Sparc back-end. 2016-03-09 18:20:21 +00:00
SystemZ [SystemZ] Sort relocs to avoid code corruption by linker optimization 2015-12-16 18:12:40 +00:00
X86 [llvm-objdump] Print <unknown> in place of instruction text if it couldn't be disassembled. 2016-03-18 16:26:48 +00:00