| .. |
|
SVE
|
[AArch64][SVE] Asm: Support for LD1R load-and-replicate scalar instructions.
|
2018-05-08 10:46:55 +00:00 |
|
adrp-relocation.s
|
[AArch64] Update a comment in a test
|
2017-07-25 19:57:26 +00:00 |
|
alias-addsubimm.s
|
[AArch64] [Assembler] option to disable negative immediate conversions
|
2017-03-28 10:02:56 +00:00 |
|
alias-logicalimm.s
|
[AArch64] [Assembler] option to disable negative immediate conversions
|
2017-03-28 10:02:56 +00:00 |
|
arm32-elf-relocs.s
|
[AArch64] ILP32 Backend Relocation Support
|
2017-05-02 22:01:48 +00:00 |
|
arm64-adr.s
|
…
|
|
|
arm64-advsimd.s
|
[AArch64][TableGen] Skip tied result operands for InstAlias
|
2017-11-20 14:36:40 +00:00 |
|
arm64-aliases.s
|
AArch64: allow MOV (imm) alias to be printed
|
2016-06-16 01:42:25 +00:00 |
|
arm64-arithmetic-encoding.s
|
AArch64: allow MOV (imm) alias to be printed
|
2016-06-16 01:42:25 +00:00 |
|
arm64-arm64-fixup.s
|
…
|
|
|
arm64-basic-a64-instructions.s
|
…
|
|
|
arm64-be-datalayout.s
|
…
|
|
|
arm64-bitfield-encoding.s
|
…
|
|
|
arm64-branch-encoding.s
|
…
|
|
|
arm64-condbr-without-dots.s
|
…
|
|
|
arm64-crypto.s
|
[AArch64] Tie source and destination operands for AESMC/AESIMC.
|
2017-07-29 20:35:28 +00:00 |
|
arm64-diagno-predicate.s
|
…
|
|
|
arm64-diags.s
|
AArch64: diagnose unpredictable store-exclusive instructions
|
2018-04-10 11:04:29 +00:00 |
|
arm64-directive_loh.s
|
…
|
|
|
arm64-elf-reloc-condbr.s
|
[AArch64] ILP32 Backend Relocation Support
|
2017-05-02 22:01:48 +00:00 |
|
arm64-elf-relocs.s
|
[AArch64] ILP32 Backend Relocation Support
|
2017-05-02 22:01:48 +00:00 |
|
arm64-fp-encoding-error.s
|
…
|
|
|
arm64-fp-encoding.s
|
[AArch64] Add ARMv8.2-A FP16 scalar instructions
|
2015-11-27 13:04:48 +00:00 |
|
arm64-ilp32.s
|
[CodeGen] Unify MBB reference format in both MIR and debug output
|
2017-12-04 17:18:51 +00:00 |
|
arm64-large-relocs.s
|
…
|
|
|
arm64-leaf-compact-unwind.s
|
[CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.
|
2017-12-07 10:40:31 +00:00 |
|
arm64-logical-encoding.s
|
…
|
|
|
arm64-mapping-across-sections.s
|
…
|
|
|
arm64-mapping-within-section.s
|
…
|
|
|
arm64-memory.s
|
AArch64: diagnose unpredictable store-exclusive instructions
|
2018-04-10 11:04:29 +00:00 |
|
arm64-no-section.ll
|
Recommit r329716 "Add missing nullptr check before getSection() to AArch64MachObjectWriter::recordRelocation"
|
2018-04-10 19:46:43 +00:00 |
|
arm64-nv-cond.s
|
…
|
|
|
arm64-optional-hash.s
|
…
|
|
|
arm64-separator.s
|
…
|
|
|
arm64-simd-ldst.s
|
…
|
|
|
arm64-small-data-fixups.s
|
…
|
|
|
arm64-spsel-sysreg.s
|
AArch64: TableGenerate system instruction operands.
|
2016-07-05 21:23:04 +00:00 |
|
arm64-system-encoding.s
|
[AArch64] CCSIDR2 system register
|
2017-12-20 08:56:41 +00:00 |
|
arm64-target-specific-sysreg.s
|
…
|
|
|
arm64-tls-modifiers-darwin.s
|
…
|
|
|
arm64-tls-relocs.s
|
[AArch64] ILP32 Backend Relocation Support
|
2017-05-02 22:01:48 +00:00 |
|
arm64-v128_lo-diagnostics.s
|
…
|
|
|
arm64-variable-exprs.s
|
…
|
|
|
arm64-vector-lists.s
|
…
|
|
|
arm64-verbose-vector-case.s
|
…
|
|
|
arm64v8.1-diagno-predicate.s
|
[AArch64] Refactor LSE support as feature separate from V8.1a support.
|
2016-11-30 22:25:24 +00:00 |
|
armv8.1a-atomic.s
|
…
|
|
|
armv8.1a-lor.s
|
…
|
|
|
armv8.1a-lse.s
|
[AArch64] Add V8_2aOps feature to Cortex-A55 and 75
|
2017-09-18 14:46:14 +00:00 |
|
armv8.1a-pan.s
|
[MC layer][AArch64] llvm-mc accepts 4-bit immediate values for
|
2015-10-05 13:42:31 +00:00 |
|
armv8.1a-rdma.s
|
Defer asm errors to post-statement failure
|
2016-09-16 18:30:20 +00:00 |
|
armv8.1a-vhe.s
|
…
|
|
|
armv8.2a-at.s
|
[AArch64] Add ARMv8.2-A new AT instruction variants
|
2015-11-26 15:34:44 +00:00 |
|
armv8.2a-dotprod-errors.s
|
[AArch64] Assembler support for the ARMv8.2a dot product instructions
|
2017-08-09 14:59:54 +00:00 |
|
armv8.2a-dotprod.s
|
[ARM][AArch64] Cortex-A75 and Cortex-A55 support
|
2017-08-21 08:43:06 +00:00 |
|
armv8.2a-mmfr2.s
|
[AArch64] Add ARMv8.2-A ID_A64MMFR2_EL1 register
|
2015-11-26 15:26:10 +00:00 |
|
armv8.2a-persistent-memory.s
|
[AArch64] Add ARMv8.2-A persistent memory instruction
|
2015-11-26 15:28:47 +00:00 |
|
armv8.2a-statistical-profiling.s
|
[AArch64][SVE] Re-submit patch series for ZIP1/ZIP2
|
2017-12-20 11:02:42 +00:00 |
|
armv8.2a-uao.s
|
[AArch64] Add ARMv8.2-A UAO PSTATE bit
|
2015-11-26 15:32:30 +00:00 |
|
armv8.3a-ID_ISAR6_EL1.s
|
[AArch64] IDSAR6 register assembler support
|
2017-08-31 08:36:45 +00:00 |
|
armv8.3a-complex.s
|
[AArch64][SVE] Re-submit patch series for ZIP1/ZIP2
|
2017-12-20 11:02:42 +00:00 |
|
armv8.3a-diagnostics.s
|
[AArch64] Enable ARMv8.3-A pointer authentication
|
2017-08-11 13:14:00 +00:00 |
|
armv8.3a-js.s
|
[ARM][AArch64] v8.3-A Javascript Conversion
|
2017-08-22 11:08:21 +00:00 |
|
armv8.3a-rcpc.s
|
[AArch64][SVE] Re-submit patch series for ZIP1/ZIP2
|
2017-12-20 11:02:42 +00:00 |
|
armv8.3a-signed-pointer.s
|
[AArch64] Enable ARMv8.3-A pointer authentication
|
2017-08-11 13:14:00 +00:00 |
|
basic-a64-diagnostics.s
|
[AArch64] Disallow vector operand if FPR128 Q register is required.
|
2018-05-08 10:01:04 +00:00 |
|
basic-a64-instructions.s
|
[AArch64] armv8-A doesn't have CRC.
|
2017-05-03 20:33:52 +00:00 |
|
basic-pic.s
|
[CodeGen] Unify MBB reference format in both MIR and debug output
|
2017-12-04 17:18:51 +00:00 |
|
case-insen-reg-names.s
|
…
|
|
|
cfi.s
|
[AsmPrinterDwarf] Add support for .cfi_restore directive
|
2017-11-02 12:00:58 +00:00 |
|
coff-align.s
|
[AArch64, COFF] Interpret .align as power of two for COFF as well
|
2017-07-19 20:14:24 +00:00 |
|
coff-basic.ll
|
[COFF, ARM64] Add support for Windows ARM64 COFF format
|
2017-06-27 23:58:19 +00:00 |
|
coff-debug.ll
|
Tighten up DIFile verifier for checksums
|
2018-01-11 22:03:43 +00:00 |
|
coff-gnu.s
|
[COFF, ARM64] Use '//' as comment character in assembly files in GNU environments
|
2017-08-13 19:42:05 +00:00 |
|
coff-relocations.s
|
[COFF, ARM64] Hook up a few remaining relocations
|
2018-05-02 18:24:37 +00:00 |
|
crc.s
|
[AArch64] Add V8_2aOps feature to Cortex-A55 and 75
|
2017-09-18 14:46:14 +00:00 |
|
csdb.s
|
[ARM][AArch64] Add CSDB speculation barrier instruction
|
2018-02-06 09:24:47 +00:00 |
|
cyclone-movi-bug.s
|
AArch64: work around how Cyclone handles "movi.2d vD, #0".
|
2017-12-18 10:36:00 +00:00 |
|
darwin-reloc-addsubimm.s
|
[AArch64] Fix encoding for lsl #12 in add/sub immediates
|
2016-09-19 11:10:18 +00:00 |
|
directive-arch-negative.s
|
[AArch64] armv8-A doesn't have CRC.
|
2017-05-03 20:33:52 +00:00 |
|
directive-arch.s
|
Move the armv8.1-a ras test to a negative with noras test as ras is
|
2016-09-19 21:55:04 +00:00 |
|
directive-cpu-err.s
|
AArch64: diagnose unrecognized features in .cpu directive.
|
2017-05-15 19:42:15 +00:00 |
|
directive-cpu.s
|
[AArch64] Refactor LSE support as feature separate from V8.1a support.
|
2016-11-30 22:25:24 +00:00 |
|
dot-req-case-insensitive.s
|
…
|
|
|
dot-req-diagnostics.s
|
…
|
|
|
dot-req.s
|
[AArch64] Asm: Fix parsing of register aliases that have a name starting with 'z'
|
2017-12-20 09:45:45 +00:00 |
|
elf-extern.s
|
[CodeGen] Unify MBB reference format in both MIR and debug output
|
2017-12-04 17:18:51 +00:00 |
|
elf-globaladdress.ll
|
…
|
|
|
elf-objdump.s
|
…
|
|
|
elf-reloc-addsubimm.s
|
[AArch64] Fix encoding for lsl #12 in add/sub immediates
|
2016-09-19 11:10:18 +00:00 |
|
elf-reloc-ldrlit.s
|
[AArch64] ILP32 Backend Relocation Support
|
2017-05-02 22:01:48 +00:00 |
|
elf-reloc-ldstunsimm.s
|
…
|
|
|
elf-reloc-movw.s
|
…
|
|
|
elf-reloc-pcreladdressing.s
|
…
|
|
|
elf-reloc-tstb.s
|
[AArch64] ILP32 Backend Relocation Support
|
2017-05-02 22:01:48 +00:00 |
|
elf-reloc-uncondbrimm.s
|
[AArch64] ILP32 Backend Relocation Support
|
2017-05-02 22:01:48 +00:00 |
|
elf_osabi_flags.s
|
Restore test coverage for other than ELFOSABI_NONE
|
2015-09-24 23:01:16 +00:00 |
|
error-location-during-layout.s
|
[Assembler] Better error messages for .org directive
|
2016-12-14 10:43:58 +00:00 |
|
error-location-ldr-pseudo.s
|
[ARM,AArch64] Store source location of asm constant pool entries
|
2015-11-16 16:25:47 +00:00 |
|
error-location-post-layout.s
|
[Assembler] Add location info to unary expressions.
|
2017-03-10 13:08:20 +00:00 |
|
error-location.s
|
[AArch64] ILP32 Backend Relocation Support
|
2017-05-02 22:01:48 +00:00 |
|
expr-shr.s
|
…
|
|
|
fixup-out-of-range.s
|
[COFF, ARM64] Fix symbol offsets in ADRP/ADD/LDR/STR relocations
|
2017-07-26 11:19:17 +00:00 |
|
fullfp16-diagnostics.s
|
[AArch64] Fix FP16 vector instructions that should only accept low registers
|
2015-12-09 14:32:11 +00:00 |
|
fullfp16-neon-neg.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
gicv3-regs-diagnostics.s
|
…
|
|
|
gicv3-regs.s
|
[AArch64] Fix spelling of ICH_ELRSR_EL2 system register
|
2018-02-06 09:39:04 +00:00 |
|
ilp32-diagnostics.s
|
[AArch64] ILP32 Backend Relocation Support
|
2017-05-02 22:01:48 +00:00 |
|
inline-asm-modifiers.s
|
[CodeGen] Unify MBB reference format in both MIR and debug output
|
2017-12-04 17:18:51 +00:00 |
|
inst-directive-diagnostic.s
|
[MC][AArch64] Cleanup end-of-line parsing in AArch64 AsmParser.
|
2016-11-08 18:31:04 +00:00 |
|
inst-directive.s
|
Followup to 258750; update this test to use .p2align .
|
2016-01-26 00:17:24 +00:00 |
|
invalid-instructions-spellcheck.s
|
[AArch64] Enable the mnemonic spell checker
|
2017-07-13 15:29:13 +00:00 |
|
jump-table.s
|
[CodeGen] Unify MBB reference format in both MIR and debug output
|
2017-12-04 17:18:51 +00:00 |
|
label-arithmetic-darwin.s
|
[AArch64] Allow label arithmetic with add/sub/cmp
|
2016-10-11 09:17:47 +00:00 |
|
label-arithmetic-diags-darwin.s
|
Add a common error checking for some invalid expressions.
|
2017-06-22 17:25:35 +00:00 |
|
label-arithmetic-diags-elf.s
|
Add @LINE to checks in a test.
|
2017-07-06 19:09:35 +00:00 |
|
label-arithmetic-elf.s
|
[AArch64] Allow label arithmetic with add/sub/cmp
|
2016-10-11 09:17:47 +00:00 |
|
ldr-pseudo-diagnostics.s
|
[AArch64] ldr= pseudo-instruction silently ignored if register invalid
|
2015-11-16 10:25:19 +00:00 |
|
ldr-pseudo-obj-errors.s
|
[AArch64] Better errors for out-of-range fixups
|
2016-04-01 09:14:50 +00:00 |
|
ldr-pseudo.s
|
[MC] Fix constant pools with DenseMap sentinel values
|
2017-05-30 09:37:11 +00:00 |
|
lit.local.cfg
|
…
|
|
|
macho-adrp-missing-reloc.s
|
[AArch64] Force relocations for all ADRP instructions
|
2017-07-19 20:14:32 +00:00 |
|
macho-adrp-page.s
|
[AArch64] Force relocations for all ADRP instructions
|
2017-07-19 20:14:32 +00:00 |
|
mapping-across-sections.s
|
…
|
|
|
mapping-within-section.s
|
…
|
|
|
neon-2velem.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-3vdiff.s
|
…
|
|
|
neon-aba-abd.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-across.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-add-pairwise.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-add-sub-instructions.s
|
Fix some broken CHECK lines.
|
2017-01-22 20:28:56 +00:00 |
|
neon-bitwise-instructions.s
|
…
|
|
|
neon-compare-instructions.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-crypto.s
|
…
|
|
|
neon-diagnostics.s
|
[AArch64] Assembler support for the ARMv8.2a dot product instructions
|
2017-08-09 14:59:54 +00:00 |
|
neon-extract.s
|
…
|
|
|
neon-facge-facgt.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-frsqrt-frecp.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-halving-add-sub.s
|
…
|
|
|
neon-max-min-pairwise.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-max-min.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-mla-mls-instructions.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-mov.s
|
…
|
|
|
neon-mul-div-instructions.s
|
…
|
|
|
neon-perm.s
|
…
|
|
|
neon-rounding-halving-add.s
|
…
|
|
|
neon-rounding-shift.s
|
…
|
|
|
neon-saturating-add-sub.s
|
…
|
|
|
neon-saturating-rounding-shift.s
|
…
|
|
|
neon-saturating-shift.s
|
…
|
|
|
neon-scalar-abs.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-scalar-add-sub.s
|
…
|
|
|
neon-scalar-by-elem-mla.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-scalar-by-elem-mul.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-scalar-by-elem-saturating-mla.s
|
…
|
|
|
neon-scalar-by-elem-saturating-mul.s
|
…
|
|
|
neon-scalar-compare.s
|
…
|
|
|
neon-scalar-cvt.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-scalar-dup.s
|
…
|
|
|
neon-scalar-extract-narrow.s
|
…
|
|
|
neon-scalar-fp-compare.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-scalar-mul.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-scalar-neg.s
|
…
|
|
|
neon-scalar-recip.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-scalar-reduce-pairwise.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-scalar-rounding-shift.s
|
…
|
|
|
neon-scalar-saturating-add-sub.s
|
…
|
|
|
neon-scalar-saturating-rounding-shift.s
|
…
|
|
|
neon-scalar-saturating-shift.s
|
…
|
|
|
neon-scalar-shift-imm.s
|
…
|
|
|
neon-scalar-shift.s
|
…
|
|
|
neon-shift-left-long.s
|
…
|
|
|
neon-shift.s
|
…
|
|
|
neon-simd-copy.s
|
…
|
|
|
neon-simd-ldst-multi-elem.s
|
…
|
|
|
neon-simd-ldst-one-elem.s
|
…
|
|
|
neon-simd-misc.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-simd-post-ldst-multi-elem.s
|
…
|
|
|
neon-simd-shift.s
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
neon-sxtl.s
|
…
|
|
|
neon-tbl.s
|
…
|
|
|
neon-uxtl.s
|
…
|
|
|
nofp-crypto-diagnostic.s
|
[AArch64] Crypto requires FP.
|
2017-04-05 10:44:38 +00:00 |
|
noneon-diagnostics.s
|
[AArch64] Improve short-form diags on long-form Match_InvalidOperand.
|
2015-08-19 17:40:19 +00:00 |
|
optional-hash.s
|
Remove redundant -mattr options from llvm-objdump commands.
|
2016-06-16 15:47:19 +00:00 |
|
ras-extension.s
|
[AArch64] Add V8_2aOps feature to Cortex-A55 and 75
|
2017-09-18 14:46:14 +00:00 |
|
shift_extend_op_w_symbol.s
|
Attempt to make the Windows bots green after r290609.
|
2016-12-27 18:02:27 +00:00 |
|
single-slash.s
|
AArch64: allow MOV (imm) alias to be printed
|
2016-06-16 01:42:25 +00:00 |
|
tls-add-shift.s
|
AArch64: Set shift bit of TLSLE HI12 add instruction
|
2016-09-29 01:05:48 +00:00 |
|
tls-relocs.s
|
[AArch64] ILP32 Backend Relocation Support
|
2017-05-02 22:01:48 +00:00 |
|
trace-regs-diagnostics.s
|
…
|
|
|
trace-regs.s
|
…
|
|
