forked from OSchip/llvm-project
101 lines
2.7 KiB
LLVM
101 lines
2.7 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=x86_64-unknown-unknown -mcpu=generic -mattr=+sse2 -fast-isel --fast-isel-abort=1 < %s | FileCheck %s --check-prefix=ALL --check-prefix=SSE2
|
|
; RUN: llc -mtriple=x86_64-unknown-unknown -mcpu=generic -mattr=+avx -fast-isel --fast-isel-abort=1 < %s | FileCheck %s --check-prefix=ALL --check-prefix=AVX
|
|
|
|
|
|
define double @long_to_double_rr(i64 %a) {
|
|
; SSE2-LABEL: long_to_double_rr:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: cvtsi2sdq %rdi, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; AVX-LABEL: long_to_double_rr:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vcvtsi2sdq %rdi, %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
entry:
|
|
%0 = sitofp i64 %a to double
|
|
ret double %0
|
|
}
|
|
|
|
define double @long_to_double_rm(i64* %a) {
|
|
; SSE2-LABEL: long_to_double_rm:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movq (%rdi), %rax
|
|
; SSE2-NEXT: cvtsi2sdq %rax, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; AVX-LABEL: long_to_double_rm:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vcvtsi2sdq (%rdi), %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
entry:
|
|
%0 = load i64, i64* %a
|
|
%1 = sitofp i64 %0 to double
|
|
ret double %1
|
|
}
|
|
|
|
define double @long_to_double_rm_optsize(i64* %a) optsize {
|
|
; SSE2-LABEL: long_to_double_rm_optsize:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: cvtsi2sdq (%rdi), %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; AVX-LABEL: long_to_double_rm_optsize:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vcvtsi2sdq (%rdi), %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
entry:
|
|
%0 = load i64, i64* %a
|
|
%1 = sitofp i64 %0 to double
|
|
ret double %1
|
|
}
|
|
|
|
define float @long_to_float_rr(i64 %a) {
|
|
; SSE2-LABEL: long_to_float_rr:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: cvtsi2ssq %rdi, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; AVX-LABEL: long_to_float_rr:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vcvtsi2ssq %rdi, %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
entry:
|
|
%0 = sitofp i64 %a to float
|
|
ret float %0
|
|
}
|
|
|
|
define float @long_to_float_rm(i64* %a) {
|
|
; SSE2-LABEL: long_to_float_rm:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movq (%rdi), %rax
|
|
; SSE2-NEXT: cvtsi2ssq %rax, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; AVX-LABEL: long_to_float_rm:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vcvtsi2ssq (%rdi), %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
entry:
|
|
%0 = load i64, i64* %a
|
|
%1 = sitofp i64 %0 to float
|
|
ret float %1
|
|
}
|
|
|
|
define float @long_to_float_rm_optsize(i64* %a) optsize {
|
|
; SSE2-LABEL: long_to_float_rm_optsize:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: cvtsi2ssq (%rdi), %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; AVX-LABEL: long_to_float_rm_optsize:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vcvtsi2ssq (%rdi), %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
entry:
|
|
%0 = load i64, i64* %a
|
|
%1 = sitofp i64 %0 to float
|
|
ret float %1
|
|
}
|