forked from OSchip/llvm-project
57 lines
1.9 KiB
LLVM
57 lines
1.9 KiB
LLVM
; RUN: sed -e "s/ORDER/monotonic/" %s | llc -march=hexagon | FileCheck %s
|
|
; RUN: sed -e "s/ORDER/acquire/" %s | llc -march=hexagon | FileCheck %s
|
|
; RUN: sed -e "s/ORDER/release/" %s | llc -march=hexagon | FileCheck %s
|
|
; RUN: sed -e "s/ORDER/acq_rel/" %s | llc -march=hexagon | FileCheck %s
|
|
; RUN: sed -e "s/ORDER/seq_cst/" %s | llc -march=hexagon | FileCheck %s
|
|
|
|
@g0 = global i32 0, align 4
|
|
@g1 = global i32 0, align 4
|
|
@g2 = global i32 0, align 4
|
|
@g3 = global i64 0, align 8
|
|
@g4 = global i64 0, align 8
|
|
@g5 = global i64 0, align 8
|
|
|
|
; CHECK-LABEL: f0:
|
|
; CHECK-DAG: [[SECOND_ADDR:r[0-9]+]] = ##g1
|
|
; CHECK-DAG: [[FIRST_VALUE:r[0-9]+]] = memw(gp+#g0)
|
|
|
|
; CHECK: [[FAIL_LABEL:\.LBB.*]]:
|
|
|
|
; CHECK: [[LOCKED_READ_REG:r[0-9]+]] = memw_locked([[SECOND_ADDR]])
|
|
; CHECK: [[AND_RESULT_REG:r[0-9]+]] = and([[LOCKED_READ_REG]],[[FIRST_VALUE]])
|
|
; CHECK: [[RESULT_REG:r[0-9]+]] = sub(#-1,[[AND_RESULT_REG]])
|
|
; CHECK: memw_locked([[SECOND_ADDR]],[[LOCK_PRED_REG:p[0-9]+]]) = [[RESULT_REG]]
|
|
|
|
; CHECK: cmp.eq{{.*}}jump{{.*}}[[FAIL_LABEL]]
|
|
; CHECK-DAG: memw(gp+#g2) = [[LOCKED_READ_REG]]
|
|
; CHECK-DAG: jumpr r31
|
|
define void @f0() {
|
|
b0:
|
|
%v0 = load i32, i32* @g0, align 4
|
|
%v1 = atomicrmw nand i32* @g1, i32 %v0 ORDER
|
|
store i32 %v1, i32* @g2, align 4
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: f1:
|
|
; CHECK-DAG: [[SECOND_ADDR:r[0-9]+]] = ##g4
|
|
; CHECK-DAG: [[FIRST_VALUE:r[:0-9]+]] = memd(gp+#g3)
|
|
|
|
; CHECK: [[FAIL_LABEL:\.LBB.*]]:
|
|
|
|
; CHECK: [[LOCKED_READ_REG:r[:0-9]+]] = memd_locked([[SECOND_ADDR]])
|
|
; CHECK: [[AND_RESULT_REG:r[:0-9]+]] = and([[LOCKED_READ_REG]],[[FIRST_VALUE]])
|
|
; CHECK: [[RESULT_REG:r[:0-9]+]] = not([[AND_RESULT_REG]])
|
|
; CHECK: memd_locked([[SECOND_ADDR]],[[LOCK_PRED_REG:p[0-9]+]]) = [[RESULT_REG]]
|
|
|
|
; CHECK: cmp.eq{{.*}}jump{{.*}}[[FAIL_LABEL]]
|
|
; CHECK-DAG: memd(gp+#g5) = [[LOCKED_READ_REG]]
|
|
; CHECK-DAG: jumpr r31
|
|
define void @f1() {
|
|
b0:
|
|
%v0 = load i64, i64* @g3, align 8
|
|
%v1 = atomicrmw nand i64* @g4, i64 %v0 ORDER
|
|
store i64 %v1, i64* @g5, align 8
|
|
ret void
|
|
}
|