forked from OSchip/llvm-project
a609b8954e
These operations are expanded to pairs of loads or stores, and the first one uses the address register update to produce the address for the second one. So far, the second load/store has also updated the address register, just for convenience, since that output has never been used. In anticipation of actually supporting post-increment updates for these operations, this changes the non-updating operations to use a non-updating load/store for the second instruction. llvm-svn: 125013 |
||
|---|---|---|
| .. | ||
| Analysis | ||
| Archive | ||
| AsmParser | ||
| Bitcode | ||
| CodeGen | ||
| CompilerDriver | ||
| ExecutionEngine | ||
| Linker | ||
| MC | ||
| Object | ||
| Support | ||
| Target | ||
| Transforms | ||
| VMCore | ||
| Makefile | ||