llvm-project/llvm/test/CodeGen/MIR/X86
Craig Topper 31a166e4cb [X86] Clean up some mir tests with INLINEASM to avoid regdef or to correct the immediate for the regdef.
The immediate used for the regdef is the encoding for the register
class in the enum generated by tablegen. This encoding will change
any time a new register class is added. Since the number is part
of the input, this means it can become stale.

This change modifies some test to avoid this kind of immediate
all together. And updates one test to use the current encoding of
GR64.
2020-04-17 21:55:44 -07:00
..
auto-successor.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
basic-block-liveins.mir
basic-block-not-at-start-of-line-error.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
block-address-operands.mir
branch-folder-with-debug.mir [BranchFolding] skip debug instr to avoid code change 2019-10-29 11:45:38 +00:00
branch-folder-with-label.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
branch-probabilities.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
call-site-info-error1.mir Revert "Reland "[DebugInfo] Enable the debug entry values feature by default"" 2020-02-20 14:41:39 +01:00
call-site-info-error2.mir Revert "Reland "[DebugInfo] Enable the debug entry values feature by default"" 2020-02-20 14:41:39 +01:00
call-site-info-error3.mir Revert "Reland "[DebugInfo] Enable the debug entry values feature by default"" 2020-02-20 14:41:39 +01:00
call-site-info-error4.mir Reland D73534: [DebugInfo] Enable the debug entry values feature by default 2020-03-19 13:57:30 +01:00
callee-saved-info.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
cfi-def-cfa-offset.mir
cfi-def-cfa-register.mir Migrate function attribute "no-frame-pointer-elim" to "frame-pointer"="all" as cleanups after D56351 2019-12-24 15:57:33 -08:00
cfi-offset.mir
constant-pool-item-redefinition-error.mir
constant-pool.mir [X86] Model MXCSR for all SSE instructions 2019-10-30 15:07:49 -07:00
constant-value-error.mir
copyIRflags.mir add IR flags to MI 2018-09-11 21:35:32 +00:00
dead-register-flag.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
def-register-already-tied-error.mir
diexpr-win32.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
duplicate-memory-operand-flag.mir
duplicate-register-flag-error.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
early-clobber-register-flag.mir [MIR] Add comments to INLINEASM immediate flag MachineOperands 2020-04-16 13:46:14 +02:00
empty0.mir
empty1.mir
empty2.mir
escape-function-name.ll
expected-align-in-memory-operand.mir
expected-alignment-after-align-in-memory-operand.mir
expected-basic-block-at-start-of-body.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
expected-block-reference-in-blockaddress.mir
expected-comma-after-cfi-register.mir
expected-comma-after-memory-operand.mir
expected-different-implicit-operand.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
expected-different-implicit-register-flag.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
expected-function-reference-after-blockaddress.mir
expected-global-value-after-blockaddress.mir
expected-integer-after-offset-sign.mir
expected-integer-after-tied-def.mir
expected-integer-in-successor-weight.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
expected-load-or-store-in-memory-operand.mir
expected-machine-operand.mir
expected-metadata-node-after-debug-location.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
expected-metadata-node-after-exclaim.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
expected-metadata-node-in-stack-object.mir
expected-named-register-in-allocation-hint.mir
expected-named-register-in-callee-saved-register.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
expected-named-register-in-functions-livein.mir
expected-named-register-livein.mir
expected-newline-at-end-of-list.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
expected-number-after-bb.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
expected-offset-after-cfi-operand.mir
expected-pointer-value-in-memory-operand.mir
expected-positive-alignment-after-align.mir
expected-power-of-2-after-align.mir MIR: Reject non-power-of-4 alignments in MMO parsing 2019-01-30 23:09:28 +00:00
expected-register-after-cfi-operand.mir
expected-register-after-flags.mir
expected-size-integer-after-memory-operation.mir Consistently use MemoryLocation::UnknownSize to indicate unknown access size 2018-08-20 20:37:57 +00:00
expected-size-integer-after-memory-operation2.mir Consistently use MemoryLocation::UnknownSize to indicate unknown access size 2018-08-20 20:37:57 +00:00
expected-stack-object.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
expected-subregister-after-colon.mir
expected-target-flag-name.mir
expected-tied-def-after-lparen.mir
expected-value-in-memory-operand.mir
expected-virtual-register-in-functions-livein.mir
external-symbol-operands.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
fastmath.mir [X86] Model MXCSR for all SSE instructions 2019-10-30 15:07:49 -07:00
fixed-stack-di.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
fixed-stack-memory-operands.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
fixed-stack-object-redefinition-error.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
fixed-stack-objects.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
frame-info-save-restore-points.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
frame-info-stack-references.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
frame-setup-instruction-flag.mir
function-liveins.mir
generic-instr-type.mir
global-value-operands.mir Print quoted backslashes in LLVM IR as \\ instead of \5C 2019-10-10 18:31:57 +00:00
immediate-operands.mir
implicit-register-flag.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
inline-asm-registers.mir [X86] Clean up some mir tests with INLINEASM to avoid regdef or to correct the immediate for the regdef. 2020-04-17 21:55:44 -07:00
inline-asm.mir
instr-heap-alloc-operands.mir [MIR] Add MIR parsing for heap alloc site instruction markers 2019-11-05 12:57:45 -08:00
instr-symbols-and-mcsymbol-operands.mir [x86/MIR] Implement support for pre- and post-instruction symbols, as 2018-08-16 23:11:05 +00:00
instructions-debug-location.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
invalid-constant-pool-item.mir
invalid-debug-location.mir MIRParser: Check that instructions only reference DILocation metadata 2018-10-01 17:50:52 +00:00
invalid-metadata-node-type.mir
invalid-target-flag-name.mir
invalid-tied-def-index-error.mir
jump-table-info.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
jump-table-redefinition-error.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
killed-register-flag.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
large-cfi-offset-number-error.mir
large-immediate-operand-error.mir
large-index-number-error.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
large-offset-number-error.mir
large-size-in-memory-operand-error.mir
lit.local.cfg
liveout-register-mask.mir
machine-basic-block-operands.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
machine-instructions.mir
machine-verifier.mir Revert "Revert "Reland "[Support] make report_fatal_error `abort` instead of `exit`""" 2020-02-13 10:16:06 -08:00
memory-operands.mir [X86] Model MXCSR for all SSE instructions 2019-10-30 15:07:49 -07:00
metadata-operands.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
mir-canon-hash-bb.mir [llvm] Fixing MIRVRegNamerUtils to properly handle 2+ MachineBasicBlocks. 2019-12-04 18:36:08 -05:00
mir-namer-hash-frameindex.mir [llvm][MIRVRegNamerUtils] Adding hashing on FrameIndex MachineOperands. 2020-01-13 13:39:54 -05:00
mircanon-flags.mir [llvm][MIRVRegNamerUtil] Adding hashing against MachineInstr flags. 2019-12-10 20:16:14 -05:00
missing-closing-quote.mir
missing-comma.mir
missing-implicit-operand.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
named-registers.mir
newline-handling.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
null-register-operands.mir
pr38773.mir [DebugInfo] MCP: collect and update DBG_VALUEs encountered in local block 2019-08-14 12:20:02 +00:00
register-mask-operands.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
register-operand-class-invalid0.mir
register-operand-class-invalid1.mir
register-operand-class.mir
register-operands-target-flag-error.mir
renamable-register-flag.mir
roundtrip.mir
simple-register-allocation-hints.mir
spill-slot-fixed-stack-object-aliased.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
spill-slot-fixed-stack-object-immutable.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
spill-slot-fixed-stack-objects.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
stack-object-debug-info.mir
stack-object-invalid-name.mir
stack-object-operand-name-mismatch-error.mir
stack-object-operands.mir
stack-object-redefinition-error.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
stack-objects.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
standalone-register-error.mir
subreg-on-physreg.mir
subregister-index-operands.mir
subregister-operands.mir
successor-basic-blocks-weights.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
successor-basic-blocks.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
tied-def-operand-invalid.mir
tied-physical-regs-match.mir Revert "Revert "Reland "[Support] make report_fatal_error `abort` instead of `exit`""" 2020-02-13 10:16:06 -08:00
undef-register-flag.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
undefined-fixed-stack-object.mir
undefined-global-value.mir
undefined-ir-block-in-blockaddress.mir
undefined-ir-block-slot-in-blockaddress.mir
undefined-jump-table-id.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
undefined-named-global-value.mir
undefined-register-class.mir
undefined-stack-object.mir
undefined-value-in-memory-operand.mir
undefined-virtual-register.mir
unexpected-type-phys.mir
unknown-instruction.mir
unknown-machine-basic-block.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
unknown-metadata-keyword.mir
unknown-metadata-node.mir Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"="none" as cleanups after D56351 2019-12-24 16:27:51 -08:00
unknown-named-machine-basic-block.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
unknown-register.mir
unknown-subregister-index-op.mir
unknown-subregister-index.mir
unreachable_block.ll
unrecognized-character.mir
variable-sized-stack-object-size-error.mir
variable-sized-stack-objects.mir Describe stack-id as an enum 2019-06-17 09:13:29 +00:00
virtual-register-redefinition-error.mir
virtual-registers.mir [X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand. 2019-04-05 19:28:09 +00:00
zero-probability.mir Add 'REQUIRES: default_triple' to test/CodeGen/MIR/X86/zero-probability.mir 2018-11-07 23:33:55 +00:00